The SDIO101A is a SD/SDIO/MMC/CE-ATA host controller with a standard 16-bit asynchronous memory interface. The device conforms to the SD Host Standard Specification Version 2.0. The SDIO101A manages the physical layer of SD, SDIO, MMC and CE-ATA protocols and can be used together with SD Host Standard compatible driver software to add SD/SDIO/MMC/CE-ATA host functionality to a variety of microprocessor systems.
The SDIO101A supports both full-speed (< 25 MHz) and high-speed (< 52 MHz) data transmissions on the SD/SDIO/MMC/CE-ATA port. The SDIO101A offers separate pins for SD/SDIO/MMC/CE-ATA port supply voltage, host interface supply voltage and core supply voltage. The SD/SDIO/MMC/CE-ATA port can operate at a wide voltage range (1.8 V to 3.6 V) which allows the device to interface to a large variety of SD, SDIO, MMC or CE-ATA devices. The SDIO101A allows 1-bit and 4-bit SD transactions and 8-bit MMC/CE-ATA transactions. The 16-bit asynchronous memory interface can operate at a 2.5 V to 3.6 V voltage range.
A built-in, 2 kB data buffer allows for a low interrupt latency time and efficient communication with the host processor at high data rates. The SDIO101A provides a DMA request line that can be connected to an external DMA controller to off-load the host processor and increase overall system performance.
An on-board PLL allows a large range of SD/SDIO/MMC/CE-ATA clock speeds to be generated from a single externally available clock source. An additional fractional divider allows the SD clock speed to be fine-tuned with very fine granularity, which enables the user to achieve the maximum desired SD clock speed from the external clock source.
The SDIO101A offers 5 levels of power saving, including a ‘Hibernate mode’ where the on-board oscillator, PLL and data buffer memories are switched off, and a ‘Coma mode’ in which supply power to most of the device is internally switched off. This allows the device to be used in very power-critical applications
General
Host processor interface
型号 | 订购码 (12NC) | 可订购的器件编号 | 产品状态 | 封装 |
SDIO101AIHR | 9353 002 81551 | SDIO101AIHRE | 量产 | HXQFN60U (SOT1133-2) |
SDIO101AIHR | 9353 002 81515 | SDIO101AIHRZ | 量产 | HXQFN60U (SOT1133-2) |
型号 | 订购码 (12NC) | 可订购的器件编号 | 化学成分 |
SDIO101AIHR | 9353 002 81551 | SDIO101AIHRE | SDIO101AIHR |
SDIO101AIHR | 9353 002 81515 | SDIO101AIHRZ | SDIO101AIHR |
档案名称 | 标题 | 类型 | 格式 |
SDIO101AIHR | SD/SDIO/MMC/CE-ATA host controller | Data sheet | |
AN10853 | ESD and EMC sensitivity of IC | Application note | |
UM10301 | User Manual for NXP Real Time Clocks PCF85x3, PCA8565 and PCF2123, PCA2125 | User manual | |
UM10569 | Store and transport requirements | User manual | |
R_10015 | Chip-On-Glass (COG) - a cost-effective and reliable technology for LCD displays | Other type | |
UM10204 | I2C-bus specification and user manual | User manual | |
UM10206 | I2C Demonstration Board 2005-1 Quick Start Guide | User manual | |
UM10569 | Store and transport requirements | User manual | |
UM10204_JA | I2C-bus specification and user manual | User manual |