The NB3N3020DTG is a high precision, low phase noise selectable clock multiplier. The device takes a 5 - 27 MHz fundamental mode parallel resonant crystal or a 2 - 210 MHz LVCMOS single ended clock source and generates a differential LVPECL output and a single ended LVCMOS/LVTTL output at a selectable clock output frequency which is a multiple of the input clock frequency. Three tri-level (Low, Mid, High) LVCMOS/LVTTL single ended select pins set one of 26 possible clock multipliers. An LVCMOS/LVTTL output enable (OE) tri-states clock outputs when low. This device is housed in 5 mm x 4.4 mm narrow body TSSOP-16 pin package.The NB3N3020DTGEVB Evaluation board is designed to provide a flexible and convenient platform to quickly program, evaluate and verify the performance and operation of the NB3N3020DTG TSSOP-16 device under test: With the device removed, this NB3N5573DTGEVB Evaluation board is designed to accept a 16 Lead TSSOP Socket to permit use as an insertion test fixture.
产品 | 状况 | Compliance | 简短说明 | 所用产品 |
---|---|---|---|---|
NB3N3020DTGEVB | Active | Pb-free | Clock Multiplier Evaluation Board | NB3N3020DTG NB3N3020DTR2G |
类型 | 文档标题 | 文档编号/大小 | 修订号 |
---|---|---|---|
Eval Board: Manual | NB3N3020DTGEVB Evaluation Board User's Manual | EVBUM2063/D - 346 KB | 2 |