NB6L14MMNGEVB: CML Clock/Data Fanout Buffer Evaluation Board

The NB6L14M is a 3.0GHz differential 1:4 CML clock or data fanout buffer. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB6L14M to accept various logic standards, such as CML, LVCMOS, LVTTL, CML, or LVDS logic levels. The 16mA differential CML outputs provide matching internal 50-ohm terminations and produce 400mV output swings when externally terminated with a 50-ohm resistor to VCC. The VREFAC reference output can be used to rebias capacitor-coupled differential or single-ended input signals. The 1:4 fanout design was optimized for low output skew applications. The NB6L14M is a member of the ECLinPS MAX family of high performance clock and data management products.

评估/开发工具信息
产品状况Compliance简短说明所用产品
NB6L14MMNGEVBActivePb-freeCML Clock/Data Fanout Buffer Evaluation BoardNB6L14MMNG
技术文档
类型文档标题文档编号/大小修订号
Eval Board: ManualNB6L14MMNGEVB ManualEVBUM2183/D - 620.0 KB0
EVBUM2183/D - 620 NB6L14MMNGEVB
NB6L14MMNGEVB