


WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz

Typical Applications

The HMC1197LP7FE is Ideal for:

- Multiband/Multi-standard Cellular BTS Diversity Transmitters
- Fixed Wireless or WLL
- ISM Transceivers, 900 & 2400 MHz
- GMSK, QPSK, QAM, SSB Modulators
- Multiband Basestations & Repeaters

Functional Diagram



Features

- Very Low Noise Floor, -160 dBm/Hz
- Excellent Carrier & Sideband Suppression
- Very High Linearity, +30 dBm OIP3
- High Output Power, +10.5 dBm Output P1dB
- High Modulation Accuracy
- Maximum Phase Detector Rate: 100 MHz
- Low Phase Noise: -110 dBc/Hz in Band Typical

PLL FOM:

-230 dBc/Hz Integer Mode, -227 dBc/Hz Fractional Mode

< 160 fs Integrated RMS Jitter (10 kHz to 20 MHz)

Differential Auxiliary LO output

External LO Input

Exact Frequency Mode:
0 Hz Fractional Frequency Error

Programmable RF Output Phase

Output Phase Synchronous Frequency Changes

Output Phase Synchronization

Internal LO Mute Function

48 Lead 7x7 mm QFN Package: 49 mm²

General Description

The HMC1197LP7FE is a low noise, high linearity Direct Quadrature Modulator with Fractional-N PLL&VCO RFIC which is ideal for digital modulation applications from 0.1 to 4.0 GHz including; Cellular/3G, LTE/WiMAX/4G, Broadband Wireless Access & ISM circuits housed in a compact 7x7 mm (LP7) SMT QFN package, the HMC1197LP7FE RFIC requires minimal external components & provides a low cost alternative to more complicated double upconversion architectures. The RF output port is single-ended and matched to 50 Ohms with no external components.

Auxiliary LO output (differential or single-ended), enables the HMC1197LP7FE to distribute identical frequency and phase signals to multiple destinations. Individual gain settings ensure optimal signal levels tailored to each output.

External VCO input allows the HMC1197LP7FE to lock external VCOs, and enables cascaded LO architectures for MIMO radio applications. Two separate Charge Pump (CP) outputs enable separate loop filters optimized for both integrated and external VCOs, and seamless switching between integrated or external VCOs during operation. Programmable RF output phase feature can further phase adjust and synchronize multiple HMC1197LP7FEs enabling scalable MIMO and beam-forming radio architectures.

Integrated programmable Low Pass Filter (LPF) on the modulator LO input ensures no LO harmonic contribution to modulator sideband rejection performance. Sixteen programmable LPF bands enable true wideband operation, eliminating the need for external band specific harmonic filtering hardware.

Additional features include configurable LO output mute function. Exact Frequency Mode that enables the HMC1197LP7FE to generate fractional frequencies with 0 Hz frequency error and the ability to synchronously change frequencies without changing the phase of the output signal.

WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz
Electrical Specifications, See Test Conditions on page-4.

Parameter	Typ.	Typ.	Typ.	Typ.	Units
Frequency Range, RF	450-960	1700-2200	2200-2700	3400-4000	MHz
Output Power	0.4	1.6	1.6	-0.6	dBm
Conversion Voltage Gain	-5.7	-4.5	-4.5	-6.7	dB
Output P1dB	+10.5	+10.5	+10	+10	dBm
Output Noise Floor	-162	-160	-158	-158	dBm/Hz
Output IP3	+32	+30	+30	+22	dBm
Carrier Feedthrough (uncalibrated)	-45	-40	-35	-33	dBm
Sideband Suppression (uncalibrated)	40	40	45	35	dBc
RF Port Return Loss	12	14	15	12	dB

Electrical Specifications (Continued)

Parameter	Conditions	Min.	Typ.	Max.	Units
RF Output					
RF Frequency Range		100		4000	MHz
RF Return Loss			15		dB
Baseband Input Port					
Baseband Input DC Voltage (Vbbdc)			+0.45 (+0.4 to +0.5)		V
Baseband Input DC Bias Current (Ibbdc)	Single-ended.		110		pA
Single-ended Baseband Input Capacitance	De-embed to the lead of the device.		4.5		pF
DC Power Supply					
Supply Voltage (VCC1, VCC2, VCC3, VDDL5, VDDCP, BIAS, IF1P)		+4.75	+5.0	+5.25	V
Supply Current of +5V Supply (I _{CC1})	Modulator ON and PLL ON		320		mA
	Modulator OFF and PLL ON		152		mA
	Modulator OFF and PLL OFF		12		mA
Supply Voltage (V3, DVDD, RVDD, VCCPD, VCCPS, VCCHF)		3.15	+3.3	3.45	V
Supply Current of +3.3V Supply (I _{CC2})	Modulator ON and PLL ON		48		mA
	Modulator OFF and PLL ON		48		mA
	Modulator OFF and PLL OFF		1		mA
Enable/Disable Interface					
EN High Level	Modulator disabled		5		V
EN Low Level	Modulator enabled		0		V
Enable/Disable Settling Time			530/50		ns
LO Leakage Isolation	EN_MOD=5V, LO=2.1GHz		-75		dBm
LO Output Characteristics					
LO Output Frequency		50		4100	MHz
VCO Frequency at PLL Input		2000		4100	MHz
VCO Fundamental Frequency		2000		4100	MHz
VCO Output Divider					
VCO Output Divider Range	1, 2, 4, ..., 60, 62	1		62	
PLL RF Divider Characteristics					
19-Bit N Divider Range	Integer	16		524287	
	Fractional	20		524283	

For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824

 Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com

 Application Support: Phone: 978-250-3343 or apps@hittite.com

**WIDEBAND DIRECT QUADRATURE MODULATOR
 w/ Fractional-N PLL & VCO, 100 - 4000 MHz**
Electrical Specifications, (Continued)

Parameter	Conditions	Min.	Typ.	Max.	Units
Reference Input Characteristics					
Maximum Reference Input Frequency				350	MHz
Phase Detector (PD)					
PD Frequency	Fractional Mode	DC		100	MHz
	Integer Mode	DC		100	MHz
Harmonics					
fo Mode at 4000 MHz	2nd / 3rd / 4th		-30/-32/-32		dBc
VCO Output Divider					
VCO RF Divider Range	1,2,4,6,8,...,62	1		62	
PLL RF Divider Characteristics					
19-Bit N-Divider Range (Integer)	Max = $2^{19} - 1$	16		524,287	
19-Bit N-Divider Range (Fractional)	Fractional nominal divide ratio varies (-3 / +4) dynamically max	20		524,283	
REF Input Characteristics					
Max Ref Input Frequency				350	MHz
Ref Input Voltage	AC Coupled	1	2	3.3	Vpp
Ref Input Capacitance				5	pF
14-Bit R-Divider Range		1		16,383	
Phase Detector (PD)					
PD Frequency Fractional Mode		DC		100	MHz
PD Frequency Integer Mode		DC		100	MHz
VCO Open Loop Phase Noise at fo @ 4 GHz					
10 kHz Offset			-78		dBc/Hz
100 kHz Offset			-108		dBc/Hz
1 MHz Offset			-134.5		dBc/Hz
10 MHz Offset			-156		dBc/Hz
100 MHz Offset			-171		dBc/Hz
VCO Open Loop Phase Noise at fo @ 4 GHz/2 = 2 GHz					
10 kHz Offset			-83		dBc/Hz
100 kHz Offset			-113		dBc/Hz
1 MHz Offset			-139.5		dBc/Hz
10 MHz Offset			-165.5		dBc/Hz
100 MHz Offset			-167		dBc/Hz
Figure of Merit					
Floor Integer Mode	Normalized to 1 Hz		-230		dBc/Hz
Floor Fractional Mode	Normalized to 1 Hz		-227		dBc/Hz
Flicker (Both Modes)	Normalized to 1 Hz		-268		dBc/Hz

WIDEBAND DIRECT QUADRATURE MODULATOR **w/ Fractional-N PLL & VCO, 100 - 4000 MHz**

Electrical Specifications, (Continued)

Parameter	Conditions	Min.	Typ.	Max.	Units
VCO Characteristics					
VCO Tuning Sensitivity at 4053 MHz	Measured at 2.5 V		15		MHz/V
VCO Tuning Sensitivity at 3777 MHz	Measured at 2.5 V		13		MHz/V
VCO Tuning Sensitivity at 3411 MHz	Measured at 2.5 V		12		MHz/V
VCO Tuning Sensitivity at 2943 MHz	Measured at 2.5 V		11.5		MHz/V
VCO Supply Pushing	Measured at 2.5 V		2		MHz/V

Test Conditions: Unless Otherwise Specified, the Following Test Conditions Were Used

Parameter	Condition
Temperature	+25 °C
Baseband Input Frequency	200 kHz
Baseband Input DC Voltage (Vbbdc)	+0.45V
Baseband Input AC Voltage (Peak to Peak Differential, I and Q)	1.3V
Baseband Input AC Voltage for OIP3 Measurements (Peak to Peak Differential, I and Q)	650 mV per tone @ 150 & 250 KHz
Baseband Input AC Voltage for Noise Floor Measurements (Peak to Peak Differential, I and Q)	no baseband input voltage
Frequency Offset for Output Noise Measurements	20 MHz
Supply Voltage (VCC1, VCC2, VCC3, VDDLs, VDDCP, BIAS)	+5.0V
Supply Voltage (V3, DVDD, RVDD, VCCPD, VCCPS, VCCHF)	+3.3V
LO Power Level	Maximum Power
Mounting Configuration	Refer to HMC1197LP7FE Application Schematic Herein
Sideband & Carrier Feedthrough	Uncalibrated

Filter Bank Selection vs. Frequency Table												
Frequency (MHz)	≤ 500	600	700	800	900	1000/1100	1200	1300/1400/1500	1600	1700/1800	1900/2000	2000 ≥
Filter Bank Selection	0	1	5	7	8	0	7	8	9	10	11	15

Calibrated vs. Uncalibrated Test Results

During the Uncalibrated Sideband and Carrier Suppression tests, care is taken to ensure that the I/Q signal paths from the Vector Signal Generator (VSG) to the Device Under Test (DUT) are equal. The "Uncalibrated" Sideband and Carrier Suppression plots were measured at T= -40 °C, +25 °C, and +85 °C.

The "Calibrated" Sideband Suppression data was plotted after a manual adjustment of the I/Q amplitude balance and I/Q phase offset (skew) at +25 °C, 5V and 3.3V Vcc, LO maximum power level. The +25 °C adjustment settings were held constant during tests over temperature.

The "Calibrated" Carrier Suppression data was plotted after a manual adjustment of the IP/IN & QP/QN DC offsets at +25 °C, 5V and 3.3V Vcc, LO maximum power level. The +25 °C adjustment settings were held constant during tests over temperature.




v00.0912


HMC1197LP7FE

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz


**RF Output Power vs. Frequency
Over Temperature**




**RF Output IP3, P1dB & Noise Floor @ 20
MHz Offset vs. Frequency Over Temperature**




**Uncalibrated Carrier Feedthrough
vs. Frequency Over Temperature [1]**




**Calibrated Carrier Feedthrough
vs. Frequency Over Temperature [1]**



**Uncalibrated Carrier Feedthrough
vs. Frequency Over Temperature When
Modulator is Disabled**



RF Return Loss vs. Frequency



[1] See note titled "Calibrated vs. Uncalibrated test results" herein.

For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824


Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com

Application Support: Phone: 978-250-3343 or apps@hittite.com


www.BDTIC.com/Hittite/

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz


**RF Output Power & SBR vs. Frequency
Over LO Power**




**RF Output IP3, P1dB & Noise Floor @ 20
MHz Offset vs. Frequency Over LO Power**




**Uncalibrated Sideband Suppression vs.
Frequency Over Temperature [1]**




**Calibrated Sideband Suppression vs.
Frequency Over Temperature [1]**



**RF Output Power & SBR vs. Frequency
Over Supply Voltage**



**RF Output IP3, P1dB & Noise Floor
@ 20 MHz Offset vs. Frequency
Over Supply Voltage**




[1] See note titled "Calibrated vs. Uncalibrated test results" herein.




WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz


RF Output Power vs. Baseband Voltage @ 2100 MHz



RF Output Noise @ 20 MHz Offset vs. Output Power Over LO Frequency




Normalized Baseband Frequency Response ^[1]




[1] I/Q input bandwidth normalized to gain at 1 MHz (fLO=1800 MHz). I/Q inputs are matched to 100 Ohms differentially.

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz


Auxiliary LO Output, Open Loop Phase Noise @ 3600 MHz




Auxiliary LO Output, Fractional Mode Closed Loop Phase Noise @3600 MHz with various divider ratios^[1]




Auxiliary LO Output, Open Loop Phase Noise @ 4100 MHz



Auxiliary LO Output, Fractional Mode Closed Loop Phase Noise @4100 MHz with various divider ratios^[1]



Auxiliary LO Output, Fractional Mode Closed Loop Phase Noise @ 3300 MHz with various divider ratios^[1]




[1] Using 122.88 MHz clock input, 61.44 MHz PFD, 2.5 mA CP, 174 uA Leakage


[2] Using 100 MHz clock input, 50MHz PFD, 2.5 mA CP, 174 uA Leakage

**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**


Auxiliary LO Output, Open Loop Phase Noise vs. Frequency




Auxiliary LO Output, Open Loop Phase Noise vs. Frequency



Auxiliary LO Output, Open Loop Phase Noise vs. Temperature



**Fractional-N Spurious Performance
@ 2646.96 MHz Exact Frequency Mode ON [1]**



**Fractional-N Spurious
Performance @ 2646.96 MHz
Exact Frequency Mode OFF [1]**






Figure of Merit for PLL/VCO




[1] 122.88 MHz clock input, PFD = 61.44 MHz, Channel Spacing = 240 KHz

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz


Auxiliary LO Output Power vs Temperature ^[1]




Integrated RMS Jitter ^[2]




Typical VCO Sensitivity




**Reference Input Sensitivity,
Square Wave, 50 Ω ^[3]**



**Reference Input Sensitivity,
Sinusoid Wave, 50 Ω ^[3]**



**Phase Noise Floor FOM vs Reference
Power & Frequency ^[4]**



[1] Both Aux. LO and MOD LO Gain Set to '3' (Max Level), both Aux. LO and MOD LO Buffer Enabled, measured from Auxiliary LO Port.


[2] RMS Jitter data is measured in fractional mode using 50 MHz reference frequency, from 1 kHz to 100 MHz integration bandwidth.

[3] Measured from a 50 Ω source with a 100 Ω external resistor termination. See PLL with Integrated RF VCOs Operating Guide Reference Input Stage section for more details. Full FOM performance up to maximum 3.3 Vpp input voltage.


[4] Measured with sine wave reference input.

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz


Forward Transmission Gain ^[1]




Closed Loop Phase Noise With External VCO HMC384LP4E



Auxiliary LO Differential Output Return Loss



Auxiliary LO Single Ended Output Return Loss



[1] S21 from Ext_VCO (pin 35, 36) in and LO (pin 26, 27) out.

WIDEBAND DIRECT QUADRATURE MODULATOR **w/ Fractional-N PLL & VCO, 100 - 4000 MHz**


Absolute Maximum Ratings

VCC1, VCC2, VCC3, VDDL5, VDDCP, BIAS, IF1P, EN_MOD	-0.3V to +5.5V
V3, DVDD, RVDD, VCCPD, VCCPS, VCCHF	-0.3V to +3.6V
Baseband Input Voltage (AC + DC) (Reference to GND)	-0.3V to + 1.3V
Junction Temperature	150°C
Thermal Resistance (R _{th}) (junction to ground paddle)	4.5 °C/W
Storage Temperature	-65 to +150 °C
Operating Temperature	-40 to +85 °C
ESD Sensitivity (HBM)	1C



ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS

Outline Drawing



NOTES:

1. PACKAGE BODY MATERIAL: LOW STRESS INJECTION MOLDED PLASTIC SILICA AND SILICON IMPREGNATED.
2. LEAD AND GROUND PADDLE MATERIAL: COPPER ALLOY.
3. LEAD AND GROUND PADDLE PLATING: 100% MATTE TIN.
4. DIMENSIONS ARE IN INCHES [MILLIMETERS].
5. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
6. CHARACTERS TO BE HELVETICA MEDIUM, .025 HIGH, WHITE INK, OR LASER MARK LOCATED APPROX. AS SHOWN.
7. PAD BURR LENGTH SHALL BE 0.15mm MAX. PAD BURR HEIGHT SHALL BE 0.25mm MAX.
8. PACKAGE WARP SHALL NOT EXCEED 0.05mm
9. ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.
10. REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED PCB LAND PATTERN.

Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking [2]
HMC1197LP7FE	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1 [1]	H1197 XXXX

[1] Max peak reflow temperature of 260 °C

[2] 4-Digit lot number XXXX

For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824

Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com

Application Support: Phone: 978-250-3343 or apps@hittite.com

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz

Pin Descriptions

Pin Number	Function	Description
1	VDDCP	Power Supply for charge pump analog section, 5.0V nominal.
2	BIAS	External bypass decoupling for precision bias circuits, 5.0V nominal.
3,4	CP1,CP2	Charge Pump Outputs.
5	RVDD	Reference Supply, 3.3V nominal.
6	XREFP	Reference Input. DC bias is generated internally. Normally AC coupled externally.
7	DVDD	DC Power Supply for Digital (CMOS) Circuitry, 3.3V nominal.
8, 13, 14, 22, 23, 24, 28, 29, 30, 41, 42	N/C	The pins are not connected internally; however, all data shown herein was measured with these pins connected to RF/DC ground externally.
9	EN_MOD	This pin has a 10 Kohm pulldown resistor to GND. When connected to GND or left floating the chip is fully enabled. When connected to VCC the LO amplifiers and the mixers are disabled.
10	IF1P	Supply voltage for the LO and mixer stage, 5.0V nominal.
11, 12	QN, QP	Q channel differential baseband input. These are high impedance ports. The nominal recommended bias voltage is 0.45V (0.4V-0.5V) ^[1] . The nominal recommended baseband input AC voltage is 1.3V peak-to-peak differential. By adjusting the DC offsets on ports QN & QP, the Carrier Suppression of the device can be optimized for a specific frequency band and LO power level. The typical offset voltage for optimization is less than 15 mV. The amplitude and phase difference between The I and Q inputs can be adjusted in order to optimize the Sideband Suppression for a specific frequency band and LO power level
15, 16, 17, 18, 20	GND	These pins and package base must be connected to RF and DC ground.
19	RFOUT	DC coupled and matched to 50 Ohms. Output requires an external DC blocking capacitor.
21	VCC3	Supply voltage for the output stages, 5.0V nominal.
25, 26	IP, IN	I channel differential baseband input. These are high impedance ports. The nominal recommended bias voltage is 0.45V (0.4V-0.5V). The nominal recommended baseband input AC voltage is 1.3V peak-to-peak differential. By adjusting the DC offsets on ports IN & IP, the Carrier Suppression of the device can be optimized for a specific frequency band and LO power level. The typical offset voltage for optimization is less than 15 mV. The amplitude and phase difference between The I and Q inputs can be adjusted in order to optimize the Sideband Suppression for a specific frequency band and LO power level
27	V3	Supply pin for low pass filter, 3.3V nominal.
31	CHIP_EN	Chip Enable. Connect to logic high for normal operation.
32, 33	LON, LOP	LO outputs. AC coupled and matched to 50 Ohms single ended. Do not need external DC decoupling capacitors. The ports could be single-ended or differential.
34	VCC1	VCO analog supply 1, 5.0V nominal.
35	VCC2	VCO analog supply 2, 5.0V nominal.
36	VTUNE	VCO Varactor. Tuning Port Input.
37	SEN	PLL Serial Port Enable (CMOS) Logic Input.
38	SDI	PLL Serial Port Data (CMOS) Logic Input.
39	SCK	PLL Serial Port Clock (CMOS) Logic Input.

For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824

Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com

Application Support: Phone: 978-250-3343 or apps@hittite.com

www.BDTIC.com/Hittite/



MICROWAVE CORPORATION

v00.0912



HMC1197LP7FE

**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**

Pin Descriptions (continued)


Pin Number	Function	Description
40	LD/SDO	Lock Detect, or Serial Data, or General Purpose (CMOS) Logic Output (GPO).
43	EXT_N	External VCO negative input.
44	EXT_P	External VCO positive input.
45	VCCHF	Analog supply, 3.3V nominal.
46	VCCPS	Analog supply, Prescaler, 3.3V nominal.
47	VCCPD	Analog supply, Phase Detector, 5.0 V nominal.
48	VDDL5	Analog supply, Charge Pump, 5.0 V nominal.

For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824

Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com

Application Support: Phone: 978-250-3343 or apps@hittite.com

www.BDTIC.com/Hittite/

WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz
Evaluation PCB


The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.

Evaluation PCB Schematic

To view this [Evaluation PCB Schematic](http://www.hittite.com) please visit www.hittite.com and choose HMC1197LP7FE from the "Search by Part Number" pull down menu to view the product splash page.

Evaluation Order Information

Item	Contents	Part Number
Evaluation PCB Only	HMC1197LP7FE Evaluation PCB	EVAL01-HMC1197LP7F
Evaluation Kit	HMC1197LP7FE Evaluation PCB USB Interface Board 6' USB A Male to USB B Female Cable CD ROM (Contains User Manual, Evaluation PCB Schematic, Evaluation Software, Hittite PLL Design Software)	EKIT01-HMC1197LP7F

WIDEBAND DIRECT QUADRATURE MODULATOR **w/ Fractional-N PLL & VCO, 100 - 4000 MHz**

REGISTER MAP

Reg 00h ID Register (Read Only)

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[23:0]	RO	Chip ID	24	C1201h	Chip ID Number

Reg 00h Read Address Register (Write Only)

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[4:0]	WO	Read Address	5	-	Specifies the address to be read in the next read cycle.

Reg 00h Reset Strobe Register (Write Only) (Continued)

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[5]	WO	Reset	1	-	Strobe (WRITE ONLY) generates soft reset. Resets all digital and registers to default states

Reg 01h Chip Enable Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[0]	R/W	Chip Enable Pin Select	1	1	1 = Chip enable via CHIP_EN pin, Reg 01h[0] =1 and CHIP_EN pin low places the PLL in Power Down Mode 0 = Chip enable via SPI - Reg 01h[0] = 0, CHIP_EN pin ignored (see Power Down Mode description for more details)
[1]	R/W	SPI Chip Enable	1	1	Controls Chip Enable (Power Down) if Reg 01h[0] = 0 Reg 01h[0] =0 and Reg 01h[1] =1 - chip is enabled, CHIP_EN pin don't care Reg 01h[0] =0 and Reg 01h[1] =0 - chip disabled, CHIP_EN pin don't care (see Power Down Mode description for more information)
[2]	R/W	Keep Bias On	1	0	keeps internal bias generators on, ignores Chip enable control
[3]	R/W	Keep PFD Pn	1	0	keeps PFD circuit on, ignores Chip enable control
[4]	R/W	Keep CP On	1	0	keeps Charge Pump on, ignores Chip enable control
[5]	R/W	Keep Reference Buffer ON	1	0	keeps Reference buffer block on, ignores Chip enable control
[6]	R/W	Keep VCO on	1	0	keeps VCO divider buffer on, ignores Chip enable control
[7]	R/W	Keep GPO Driver ON	1	0	keeps GPO output Driver ON, ignores Chip enable control
[9:8]	R/W	reserved	2	0	reserved

**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**
Reg 02h Reference Divider Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[13:0]	R/W	R Divider Setting	14	1	Reference Divider 'R' Value (EQ 8) min 0d max 16383d

Reg 03h Frequency Register - Integer Part

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[18:0]	R/W	Integer Setting	19	25d 19h	Divider Integer part, used in all modes, see (EQ 10) Fractional Mode min 20d max $2^{19}-4 = 7FFFCh = 524,284d$ Integer Mode min 16d max $2^{19}-1 = 7FFFFh = 524,287d$

Reg 04h Frequency Register - Fractional Part

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[23:0]	R/W	Fractional Setting	24	0	Divider Fractional part (24 bit unsigned) see Fractional Frequency Tuning Fractional Division Value = $Reg4[23:0]/2^{24}$ Used in Fractional Mode only min 0d max $2^{24}-1 = FFFFFFFh = 16,777,215d$

Reg 05h Reserved

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[23:0]	R/W	Reserved	24	0	Reserved

**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**
Reg 06h Delta Sigma Modulator Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[1:0]	R/W	Reserved	2	2d	Reserved, Program to 0h
[3:2]	R/W	DSM Order	2	2d	Select the Delta Sigma Modulator Type 0: 1st order 1: 2nd Order 2: 3rd Order - Recommended 3: Reserved
[4]	R/W	Synchronous SPI Mode	1	0	0: Normal SPI Load - all register load on rising edge of SEN 1: Synchronous SPI - registers Reg 03h , Reg 04h , Reg 1Ah wait to load synchronously on the next internal clock cycle. Normally (When this bit is 0) SPI writes into the internal state machines/counters happen asynchronously relative to the internal clocks. This can create freq/phase disturbances if writing register 3, 4 or 1A. When this bit is enabled, the internal SPI registers are loaded synchronously with the internal clock. This means that the data in the SPI shifter should be held constant for at least 2 PFD clock periods after SEN is asserted to allow this retiming to happen cleanly.
[5]	R/W	Exact Frequency Mode Enable	1	0	1: Exact Frequency Mode Enabled 0: Exact Frequency Mode Disabled
[6]	R/W	Reserved	1	0	Reserved
[7]	R/W	Fractional Bypass	1	0	0: Use Modulator, Required for Fractional Mode, 1: Bypass Modulator, Required for Integer Mode Note: When enabled fractional modulator output is ignored, but fractional modulator continues to be clocked if Reg 06h [11] = 1. This feature can be used to test the isolation of the digital fractional modulator from the VCO output in integer mode.
[8]	R/W	Autoseed EN	1	1	1: loads the modulator seed (start phase) whenever the fractional register (Reg 04h) is written 0: when fractional register (Reg 04h) write changes frequency, modulator starts at previous value (phase)
[10:9]	R/W	Reserved	2	3d	Reserved
[11]	R/W	Delta Sigma Modulator Enable	1	1	0: Disable DSM, used for Integer Mode 1: Enable DSM Core, required for Fractional Mode
[22:12]	R/W	Reserved	11	97d 61h	Reserved, Program to 30h

**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**
Reg 07h Lock Detect Configuration Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[2:0]	R/W	Lock Detect Window Count Max	3	4d	Lock Detect window sets the number of consecutive counts of divided VCO that must land inside the Lock Detect Window to declare LOCK 0: 5 1: 32 2: 96 3: 256 4: 512 5: 2048 6: 8192 7: 65535
[13:3]	R/W	Reserved	11	265d 109h	Reserved, Program to 108h
[11]	R/W	Lock Detect Enable	1	0	1: Enable Lock Detect
[13:12]	R/W	Reserved	2	0	Reserved, Program to
[14]	R/W	LD Mode	1	1	1: Fixed to lock detect training Mode
[15]	R/W	CSP Enable	1	0	Cycle Slip Prevention enable. When enabled, if the phase error becomes larger than approx 70% of the PFD period, the charge-pump gain is increased by approx 6mA for the duration of the cycle..
[19:16]	R/W	Reserved	4	0	Reserved
[20]	R/W	Lock Detect Training	1	0	0 to 1 transition triggers the training. Lock Detect Training is only required after changing Phase Detector frequency. After changing PD frequency a toggle Reg 07h [20] from 0 to 1 retrains the Lock Detect.
[21]	R/W	Reserved	1	1	Reserved

Reg 08h Analog Enable Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[20:0]	R/W	Reserved	21	114687d 1BFFFh	Reserved
[21]	R/W	Hi Frequency Reference	1	0	Program 1 for XTAL > 200 MHz (sets low gain mode for high frequency crystal buffer), 0 otherwise.
[22]	R/W	SDO Output Level	1	0	Output Logic Level on LD/SDO pin 0: 1.8 V Logic Levels 1: DVDD3V Logic Level
[23]	R/W	Reserved	1	0	Reserved

**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**
Reg 09h Charge Pump Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[6:0]	R/W	CP DN Gain	7	100d 64h	Charge Pump DN Gain Control 20uA/step Affects fractional phase noise and lock detect settings 0d = 0uA 1d = 20uA 2d = 40uA ... 127d = 2.54mA
[13:7]	R/W	CP UP Gain	7	100d 64h	Charge Pump UP Gain Control 20uA/step Affects fractional phase noise and lock detect settings 0d = 0uA 1d = 20uA 2d = 40uA ... 127d = 2.54mA
[20:14]	R/W	Offset Current	7	81d 51h	Charge Pump Offset Control 5uA/step Affects fractional phase noise and spurs and lock detect settings 0d = 0uA 1d = 5uA 2d = 110uA ... 127d = 635uA
[21]	R/W	Offset Current UP	1	0	1 - Sets Direction of Reg 09h [20:14] Up, 0- UP Offset Off
[22]	R/W	Offset Current DN	1	1	1 - Sets Direction of Reg 09h [20:14] Down, 0- DN Offset Off
[23]	R/W	HiK charge pump Mode	1	0	Hi Kcp Charge Pump - Very Low Noise, Narrow Compliance range, requires external OpAmp in the loop filter.

Reg 0Ah VCO AutoCal Configuration Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[2:0]	R/W	Vtune Resolution	3	6d	1,2,4,8,...,32,64,128,256 Rdiv cycles for frequency measurement. Measurement should last > 4 µsec. Note: 1 does not work if R divider = 1.
[10:3]	R/W	Reserved	8	8d	Reserved
[11]	R/W	AutoTune Disable	1	0	1 - Disable AutoTune procedure
[12]	R/W	Reserved	1	0	Reserved
[14:13]	R/W	FSM Clock Select	2	1	Set the AutoCal FSM (50 MHz maximum) 0: Input Crystal Reference 1: Input Crystal Reference/4 2: Input Crystal Reference/16 3: Input Crystal Reference/32
[16:15]	R/W	Reserved	2	0	Reserved
[17]	R/W	Auto Relock - One Try	1	0	1: Attempts to relock if Lock Detect fails for any reason. Only tries once.



MICROWAVE CORPORATION

v00.0912

**HMC1197LP7FE****WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz****Reg 0Bh PD/CP Register**

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[3:0]	R/W	Reserved	4	1	Reserved
[4]	R/W	PD Phase Select	1	0	Inverts the PD polarity (program to 0) 0- Use with a positive tuning slope VCO and Passive Loop Filter (default) 1- Use with a Negative Slope VCO or with an inverting Active Loop Filter with a Positive Slope VCO
[5]	R/W	PD Up Output Enable	1	1	Enables the PD UP output, see also Reg 0Bh Reg 7h [9]
[6]	R/W	PD Down Output Enable	1	0	Enables the PD DN output, see also Reg 0Bh Reg 7h [10]
[8:7]	R/W	Reserved	2	0	Reserved, Program to 0d.
[9]	R/W	Force CP UP	1	0	Forces CP UP output on if CP is not forced down - Use for Test only
[10]	R/W	Force CP DN	1	0	Forces CP DN output on if CP is not forced up - Use for Test only
[11]	R/W	Force CP MId Rail	1	0	Force CP MId Rail - Use for Test only (if Force CP UP or Force CP DN are enabled they have precedence)
[23:12]	R/W	Reserved	12	124d 7Ch	Reserved. Program to 78h

Reg 0Ch Exact Frequency Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[23:0]	R/W	Number of Channels per Fpd	24	0	Comparison Frequency divided by the correction rate. Must be an integer. Frequencies at exactly the correction rate will have zero frequency error. Only works in modulator Mode B. Must be 0 otherwise 0: Disabled 1: Invalid ≥ 2 valid

**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**
Reg 0Fh GPO Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[4:0]	R/W	GPO	5	1	Select signal to be output to SDO pin when enabled 0: Data from Reg0F[5] 1: Lock Detect Output 2: Lock Detect Trigger 3: Lock Detect Window Output 4: Ring Osc Test 5: Pullup Hard from CSP 6: PulldN hard from CSP 7: Reserved 8: Reference Buffer Output 9: Ref Divider Output 10: VCO divider Output 11: Modulator Clock from VCO divider 12: Auxiliary Clock 13: Aux SPI Clock 14: Aux SPI Enable 15: Aux SPI Data Out 16: PD DN 17: PD UP 18: SD3 Clock Delay 19: SD3 Core Clock 20: AutoStrobe Integer Write 21: AutoStrobe Frac Write 22: AutoStrobe Aux SPI 23: SPI Latch Enable 24: VCO Divider Sync Reset 25: Seed Load Strobe 26.-29 Not Used 30: SPI Output Buffer En 31: Soft RSTB
[5]	R/W	GPO Test Data	1	0	1 - GPO Test Data when GPO_Select = 0
[6]	R/W	Prevent Automux SDO	1	0	1- Outputs GPO data only 0- Automuxes between SDO and GPO data
[7]	R/W	LDO Driver Always On	1	0	Only for HMC SPI mode 1- LD_SDO Pin driver always on 0- LD_SDO Pin driver only on during SPI read cycle
[8]	R/W	Disable PFET	1	0	Program to 1 if external pull-ups are used on the SDO line (Prevents conflicts on the SPI bus)
[9]	R/W	Disable NFET	1	0	Program to 1 if external pull-downs are used on the SDO line (Prevents conflicts on the SPI bus)

Reg 10h Tuning Register (Read Only)

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[7:0]	R	VCO Tune Curve	8	16d 10h	VCO sub-band selection. 0- maximum frequency '1111 1111'b- minimum frequency
[8]	R	VCO Tuning Busy	1	0	Indicates if the VCO tuning is in process 1- Busy 0- Not Busy


**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**
Reg 11h SAR Register (Read Only)

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[18:0]	R	SAR Error Magnitude Count	19	2 ¹⁹ - 1d 7FFFFh	SAR Error Magnitude Count
[19]	R	SAR Error Sign	1	0	SAR Error Sign 0: positive 1: negative

Reg 12h GPO/LD Register (Read Only)

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[0]	R	GPO Out	1	0	GPO Output
[1]	R	Lock Detect Out	1	0	Lock Detect Output
[4:2]	R	Reserved	3	28d 1Ch	Reserved

Reg 13h BIST Register (Read Only)

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[16:0]	R	Reserved	16	4697d 1259h	Reserved

Reg 14h Auxiliary SPI Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[0]	R/W	Aux SPI Mode	1	0	1- Use the 3 outputs as an SPI port 0- Use the 3 outputs as a static GPO port
[3:1]	R/W	Aux GPO Values	3	0	Output values when Reg 7h [1] = 1
[4]	R/W	Aux GPO 3.3 V	1	0	0- 1.8 V output out of the Auxiliary GPO pins when Reg 10h [1] = 1 1- 3.3 V output out of the Auxiliary GPO pins when [1] = 1
[8:5]	R/W	Reserved	4	1	Reserved
[9]	R/W	Phase Sync	1	1	When set, CHIP_EN pin is used as a trigger for phase synchronization. Can be used to synchronize multiple HMC1197LP7FE, or to along with the Reg 20h value to phase step the output. (Exact Frequency Mode must be enabled)
[11:10]	R/W	Aux SPI GPO Output	2	0	Option to send GPO multiplexed data (ex Lock Detect) to one of the auxiliary outputs 0- None 1 - to [0] 2 - to [1] 3 - to [2]
[13:12]	R/W	Aux SPI Outputs	2	0	When disabled: 0 - Outputs Hi Z 2 - Outputs stay driven 3 - Outputs driven to high 4 - Outputs driven to low



WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz

Reg 15h Manual VCO Config Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[0]	R/W	Manual Calibration Mode	1	0	1- VCO subsystem manual calibration enabled 0- VCO subsystem manual calibration disabled
[5:1]	R/W	Capacitor Switch Setting	5	16d 10h	capacitor switch setting
[8:6]	R/W	Manual VCO Selection	3	2d	Manual VCO Selection
[9]	R/W	Manual VCO Tune Enable	1	0	1- Manual VCO tuning enabled 0- Manual VCO tuning disabled
[15:10]	R/W	Reserved	6	18d 12h	Reserved
[16]	R/W	Enable Auto-Scale CP current	1	1	1 - Automatically scale CP current based on VCO frequency and capacitor setting 0 - Don't scale CP current
[19:17]	R/W	Reserved	3	7d	Reserved

Reg 16h Gain Divider Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[5:0]	R/W	RF Divide Ratio	6	1d	0 - Mute, VCO and PLL buffer On, RF output stages Off 1 - Fo 2 - Fo/2 3 - invalid, defaults to 2 4 - Fo/2 5 - invalid, defaults to 4 6 - Fo/6 ... 60 - Fo/60 61 - invalid, defaults to 60 62 - Fo/62 > 62 - invalid, defaults to 62
[7:6]	R/W	LO Output Buffer Gain Control	2	3d	3 - Max Gain 2 - Max Gain - 3 dB 1 - Max Gain - 6 dB 0 - Max Gain - 9 dB
[9:8]	R/W	LO2 Output Buffer gain Control	2	2d	3 - Max Gain 2 - Max Gain - 3 dB 1 - Max Gain - 6 dB 0 - Max Gain - 9 dB
[10]	R/W	Divider Output Stage Gain Control	1	1	1 - Max Gain 0 - Max Gain - 3 dB

**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**
Reg 17h Modes Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[0]	R/W	VCO SubSys Master Enable	1	1	Master enable for the entire VCO Subsystem 1 - Enable 0 - Disable Chip Enable is also required.
[1]	R/W	VCO Enable	1	1	
[2]	R/W	External VCO Buffer Enable	1	0	External VCO Buffer to output stage enable. Only used when locking an external VCO.
[3]	R/W	PLL Buffer Enable	1	1	PLL Buffer Enable. Used when using an internal VCO.
[4]	R/W	LO Output Buffer Enable	1	0	Enables LO (LO_P & LO_N pins) output buffer.
[5]	R/W	LO2 Output Buffer Enable	1	1	Enables the second (LO2_N & LO2_P pins) output buffer
[6]	R/W	External Input Enable	1	0	Enables External VCO input
[7]	R/W	Pre Lock Mute Enable	1	1	Mute both output buffers until the PLL is locked
[8]	R/W	LO Output Single-Ended Enable	1	1	Enables Single-Ended output mode for LO output 1- Single-ended mode, LO_N pin is enabled, and LO_P pin is disabled 0- Differential mode, both LO_N and LO_P pins enabled Please note that single-ended output is only available on LO_N pin.
[9]	R/W	LO2 Output Single-Ended Enable	1	0	Enables Single-Ended output mode for LO2 output 1- Single-ended mode, LO2_N pin is enabled, and LO2_P pin is disabled 0- Differential mode, both LO2_N and LO2_P pins enabled Please note that single-ended output is only available on LO2_N pin.
[10]	R/W	Reserved	1	0	Reserved
[11]	R/W	Charge Pump Output Select	1	0	Connects CP to CP1 or CP2 output. 0: CP1 1: CP2

Reg 18h Bias Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[18:0]	R/W	Reserved	19	21697d 54C1h	Reserved
[19]	R/W	External Input buffer BIAS bit0	1	0	External Input buffer BIAS bit0
[20]	R/W	External Input buffer BIAS bit1	1	0	External Input buffer BIAS bit1

Reg 19h Cals Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[23:0]	R/W	Reserved	2	2730d AAAh	Reserved. Program to 2F3h.

Reg 1Ah Seed Register

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[23:0]	R/W	Delta Sigma Modulator Seed	24	816897d C7701h	

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz

Reg 21h Programmable Harmonic LPF Register

Chip ID = 6h, Regaddress = 01h, (Reg01h) (Write Only)^[1]

BIT	TYPE	NAME	W	DEFLT	DESCRIPTION
[15:0]	W	Harmonic LPF Band select	16	15d Fh	<p>Low Pass Filter 3 dB bandwidth setting on the output of LO pins (LO_N & LO_P pins)</p> <p>0: 970 MHz 1: 1000 MHz 2: 1030 MHz 3: 1055 MHz 4: 1085 MHz 5: 1120 MHz 6: 1155 MHz 7: 1195 MHz 8: 2335 MHz 9: 2430 MHz 10: 2530 MHz 11: 2655 MHz 12: 2770 MHz 13: 2940 MHz 14: 3145 MHz 15: 3400 MHz</p>
[23:16]	W	Reserved	8		<p>Reserved A write of C1h is required every time bandwidth setting in Reg 21h [15:0] is changed.</p>

[1] To write to this register initially set Reg14h[0] = 1 to forward SPI data on AuxSPI port, then write to this register with Chip_ID = 6h, and RegAddress = 1h, Then to not change the band select on teh following Register writes, write Reg14h[0] = 0h

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz

Application Information

Principle of Operation




Figure 1. The HMC1197LP7FE Simplified Block Diagram

The HMC1197LP7FE is a low-noise, high-linearity, Direct Quadrature Modulator with Fractional-N PLL&VCO RFIC designed for directly converting complex modulated baseband signals from zero IF or low IF to RF transmission levels from 100 MHz to 4 GHz. The HMC1197LP7FE's excellent noise and linearity performance makes it suitable for a wide range of transmission standards, including single and multicarrier CDMA, UMTS, CDMA2000, GSM/EDGE, W-CDMA, TD-SCDMA, and WiMAX/LTE applications.

As shown in the simplified block diagram (Figure 1) the HMC1197LP7FE offers an easy-to-use, complete direct conversion solution in a highly compact 7 x 7 mm plastic package thereby reducing cost, area, and power consumption.

The HMC1197LP7FE modulator consists of the following functional blocks:

1. PLL & VCO
2. I/Q modulator: I and Q input differential voltage-to-current converters, I and Q upconverting mixers and the differential-to-single-ended converter, high Accuracy LO quadrature phase splitter and LO limiting amplifiers
3. Harmonic Low Pass Filter

I/Q Modulator

The differential baseband inputs (QP, QN, IP, and IN) present a high impedance. The DC common-mode voltage at the baseband inputs sets the currents in the I and Q double-balanced mixers. The nominal baseband input DC common-mode voltage used in the characterization of the HMC1197LP7FE is 0.45V, which should be externally applied. The baseband input DC common-mode voltage can be varied between 0.4V and 0.5V to optimize overall modulator performance. It is not recommended to leave the baseband inputs floating which generates excessive current flow that may cause damage to the IC. The baseband inputs should be pulled down to GND in shutdown mode. The nominal baseband input AC Voltage used in the characterization of the HMC1197LP7FE is 1.3Vpp differential. The baseband input AC voltage can be varied to optimize overall modulator performance.

It is recommended to drive the baseband inputs differentially to reduce even-order distortion products and also use reconstruction filters at the baseband inputs to avoid aliasing

**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**

I/Q modulator includes a LO quadrature phase splitter that generates two carrier signals in quadrature followed by LO limiting amplifiers which are used to drive the I and Q mixers with saturated signal levels. Therefore, the LO path is immune to large variations in the LO input signal level and the modulator performance does not vary much with LO input power.

After upconversion, the outputs of the I and Q mixers are summed together differentially and converted to single-ended RF output. The single-ended RF output port is internally matched to 50 Ohms and does not require any external matching components. Only a standard DC-blocking capacitor is required at this interface.

Harmonic Low Pass Filter

High LO harmonic content causes amplitude and phase mismatches and ultimately performance degradation in modulator sideband rejection.




Figure 2. Typical impact of 2nd and 3rd LO harmonic on sideband rejection.

As shown in Figure 2, in a typical modulator with 1xLO input both the 2nd and 3rd LO harmonics affect the modulator sideband rejection performance at levels > -20 dBc relative to the LO signal power. It also shows that the 3rd LO harmonic has greater impact on modulator sideband rejection performance than the 2nd, and that there is little effect of the 2nd LO harmonic on modulator sideband rejection once the 2nd LO harmonic is below -20 dBc levels, relative to the LO signal level.

Figure 3 shows the typical insertion loss of the low pass filter.




Figure 3. Insertion loss of the low pass filter.

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz

LO harmonic filter's 16 user programmable bands enable the user to optimally attenuate 2nd and/or 3rd LO harmonics in order to maximize sideband rejection performance.

Table 1. The frequency band selection for optimal 3rd harmonic attenuation.

Frequency (MHz)	≤500	600	700	800	900/1000	1100	1200	1300	1400	1500	1600	1700	≥1800
Filter Bank Selection	0	1	4	6	7	8	9	11	12	13	13	14	15

Table 2. The frequency band selection for optimal 2nd harmonic attenuation.

Frequency (MHz)	≤700	800/900	1000	1100	1200/1300/1400	1500/1600/1700	1800	1900	2000	2100	2200/2300	2400/2500/2600	≥2700
Filter Bank Selection	0	1	4	5	7	8	9	10	11	12	13	14	15

Uncalibrated sideband rejection can be further improved by empirically selecting the filter bank that provides the highest rejection for a given frequency. See Table 3 and Figure 4.

Table 3. Empirical filter band selection.

Frequency (MHz)	≤500	600	700	800	900	1000/1100	1200	1300/1400/1500	1600	1700/1800	1900/2000	>2000
Filter Bank Selection	0	1	5	7	8	0	7	8	9	10	11	15




Figure 4. Sideband suppression vs. frequency for different filter band selections.

The filter bank selection process for optimal sideband rejection performance also depends on the LO power level at the output of the PLL/VCO. LO power in this example set to maximum power level.

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz

Carrier Feedthrough Calibration

Carrier feedthrough is related to the DC offsets at the differential baseband inputs of the modulator. If exactly the same DC common-mode voltage is applied to each of the baseband inputs, and there were no DC offsets at the differential baseband inputs, the LO leakage at the RF output would be perfectly suppressed.

By adding small DC offset voltages at the differential baseband inputs, the carrier feedthrough can be optimized for a specific frequency band and LO power level. The carrier feedthrough can not be calibrated by the DC common-mode level at the I and Q baseband inputs. DC offsets at the differential I and Q baseband inputs should be iteratively adjusted until a minimum carrier feedthrough level is obtained. Externally available offset voltage step resolution and the modulator's noise floor limit the minimum achievable calibrated carrier feedthrough level. The typical offset voltages for optimization are less than 15mV. Figure 5 illustrates the typical calibrated carrier feedthrough performance of the HMC1197LP7FE. In this characterization of the HMC1197LP7FE, carrier feedthrough was calibrated with 500MHz LO frequency steps at 25C and external offset voltage settings were held constant during tests over temperature.




Figure 5. The HMC1197LP7FE Calibrated Carrier Feedthrough

Sideband Suppression Calibration

Sideband suppression is related to relative gain and relative phase offsets between the I-channel and Q-channel. The amplitude and phase difference between the I and Q inputs can be adjusted in order to optimize the sideband suppression for a specific frequency band and LO power level. The amplitude and phase offsets at the I and Q inputs should be iteratively adjusted until a minimum sideband suppression level is obtained. The externally available amplitude and phase steps and the modulator's noise floor limit the minimum achievable calibrated sideband suppression level. Figure 6 illustrates the typical calibrated sideband suppression performance of the HMC1197LP7FE. In this characterization of the HMC1197LP7FE, sideband suppression was calibrated at every 500MHz LO frequency steps at 25C and external amplitude and phase offset settings were held constant during tests over temperature.

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz




Figure 6. The HMC1197LP7FE Calibrated Sideband Suppression

Linearity Optimization

Output IP3 (OIP3) of the HMC1197LP7FE depends on the DC common-mode level at the I and Q baseband inputs. The DC common-mode level at the I and Q baseband inputs can be adjusted in order to optimize the OIP3 for a specific frequency band. Figure 7 illustrates the typical relationship between OIP3 and the DC common-mode level at the I and Q baseband inputs for different LO frequencies. As shown in Figure 7, OIP3 of the HMC1197LP7FE can be optimized up to 35dBm.




Figure 7. The HMC1197LP7FE Linearity Optimization

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz

GSM/EDGE Operation

The HMC1197LP7FE is suitable for GSM/EDGE applications. The EVM performance of the HMC1197LP7FE in a GSM/EDGE environment is shown in Figure 8.




Figure 8. The HMC1197LP7FE EVM vs. Output Power @ GSM/EDGE(8-PSK)

Wimax Operation

The HMC1197LP7FE is suitable for Wimax applications. The EVM performance of the HMC1197LP7FE in a Wimax environment is shown in Figure 9.





Figure 9. The HMC1197LP7FE EVM vs. Output Power @ Wimax 64QAM 3500MHz

WIDEBAND DIRECT QUADRATURE MODULATOR w/ Fractional-N PLL & VCO, 100 - 4000 MHz

W-CDMA Operation

The HMC1197LP7FE is suitable for W-CDMA operation. Figure 10 shows the adjacent and alternate channel power ratios for the HMC1197LP7FE at an LO frequency of 2140 MHz. The HMC1197LP7FE is able to deliver about -74 dBc ACPR and -80 dBc AltCPR at an output power of -10 dBm. ACPR and AltCPR performances of the HMC1197LP7FE can be improved by adjusting the DC common-mode level on the I and Q baseband inputs.



The HMC1197LP7FE ACPR and AltCPR vs. Output Power @ WCDMA

LTE Operation

The HMC1197LP7FE is suitable for LTE applications. The EVM performance of the HMC1197LP7FE in a LTE environment is shown in Figure 11.




Figure 10. The HMC1197LP7FE EVM vs. Output Power @ LTE Downlink 25RB QPSK

**WIDEBAND DIRECT QUADRATURE MODULATOR
w/ Fractional-N PLL & VCO, 100 - 4000 MHz**

USING AN EXTERNAL VCO

In order to configure HMC1197LP7FE to use with an external VCO, Register 17 needs to be configured to disable the on chip VCO and VCO to PLL path. Enable External Buffer, second CP link and External I/O switch. To make these changes Reg 17 [0:11] should be configured as 3157d.

HMC1197LP7FE is configured as PLL alone used with External VCO HMC384LP4E. Loop Filter components are used as in Figure 12..




Figure 12. Loop filter components for HMC1197LP7FE is configured as PLL alone used with external VCO HMC384LP4E




Figure 13. Closed Loop Phase Noise with External HMC384LP4E VCO @ 2200 MHz

For detailed theory of operation of PLL/VCO, please refer to the [“PLLs with Integrated VCOs - RF VCOs Operating Guide”](#).