## $3.2 \mu$ s Sample and Hold Amplifiers

The HA-2420 and HA-2425 is a monolithic circuit consisting of a high performance operational amplifier with its output in series with an ultra-low leakage analog switch and JFET input unity gain amplifier.

With an external hold capacitor connected to the switch output, a versatile, high performance sample-and-hold or track-and-hold circuit is formed. When the switch is closed, the device behaves as an operational amplifier, and any of the standard op amp feedback networks may be connected around the device to control gain, frequency response, etc. When the switch is opened the output will remain at its last level.

Performance as a sample-and-hold compares very favorably with other monolithic, hybrid, modular, and discrete circuits. Accuracy to better than $0.01 \%$ is achievable over the temperature range. Fast acquisition is coupled with superior droop characteristics, even at high temperatures. High slew rate, wide bandwidth, and low acquisition time produce excellent dynamic characteristics. The ability to operate at gains greater than 1 frequently eliminates the need for external scaling amplifiers. amplifier with a gated output for applications such as analog switches, peak holding circuits, etc. For more information, please see Application Note AN517..

## Ordering Information

| PART NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. <br> DWG. \# |
| :--- | :---: | :--- | :--- |
| HA1-2420-2 | -55 to 125 | 14 Ld CERDIP | F14.3 |
| HA3-2425-5 | 0 to 75 | 14 Ld PDIP | E14.3 |

## Features

- Maximum Acquisition Time
- 10V Step to $0.1 \%$. . . . . . . . . . . . . . . . . . . . . $4 \mu \mathrm{~s}$ (Max)
- 10V Step to $0.01 \%$. . . . . . . . . . . . . . . . . . . . $6 \mu \mathrm{~s}$ (Max)
- Low Droop Rate ( $\mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}$ ). . . . . . . . . . $5 \mu \mathrm{~V} / \mathrm{ms}$ (Typ)
- Gain Bandwidth Product . . . . . . . . . . . . . . . 2.5MHz (Typ)
- Low Effective Aperture Delay Time . . . . . . . . . 30ns (Typ)
- TTL Compatible Control Input
- $\pm 12 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ Operation


## Applications

- 12-Bit Data Acquisition
- Digital to Analog Deglitcher
- Auto Zero Systems
- Peak Detector
- Gated Operational Amplifier


## Pinout

com/ nt "eme


Absolute Maximum Ratings
Voltage Between V+ and V- Terminals. . . . . . . . . . . . . . . . . . . . . 40V
Differential Input Voltage
.24V
Digital Input Voltage (Sample and Hold Pin) . . . . . . . . . . +8V, -15V
Output Current .
.Short Circuit Protected

## Operating Conditions

Temperature Range
HA-2420-2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
HA-2425-5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $75^{\circ} \mathrm{C}$
Supply Voltage Range (Typical) . . . . . . $\pm 15 \mathrm{~V}$

## Thermal Information

$\begin{array}{ccc}\text { Thermal Resistance (Typical, Note 1) } & \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) & \theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\ \text { CERDIP Package. .................... } & 75 & 20 \\ \text { PDIP Package } & 95 & \text { N } / \mathrm{A}\end{array}$

Maximum Junction Temperature (Ceramic Packages). . . . . . . . $175^{\circ} \mathrm{C}$ Maximum Junction Temperature (Plastic Package) . . . . . . . $150^{\circ} \mathrm{C}$ Maximum Storage Temperature Range. . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$

Supply Voltage Range (Typical) . . . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications Test Conditions (Unless Otherwise Specified) $\mathrm{V}_{\text {SUPPLY }}= \pm 15.0 \mathrm{~V} ; \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF} ;$ Digital Input: $\mathrm{V}_{\mathrm{IL}}=+0.8 \mathrm{~V}$ (Sample), $\mathrm{V}_{\mathrm{IH}}=+2.0 \mathrm{~V}$ (Hold), Unity Gain Configuration (Output tied to Negative Input)

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | HA-2420-2 |  |  | HA-2425-5 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| Input Voltage Range |  | Full | $\pm 10$ | - | - | $\pm 10$ | - | - | V |
| Offset Voltage |  | 25 | - | 2 | 4 | - | 3 | 6 | mV |
|  |  | Full | - | 3 | 6 | - | 4 | 8 | mV |
| Bias Current |  | 25 | - | 40 | 200 | - | 40 | 200 | nA |
| Offset Current |  | (25) Full $_{2}$ |  |  |  |  |  | 400 50 | nA |
|  |  | Full | - |  | 100 |  |  | 100 | nA |
| Input Resistance |  | 25 | 5 | 10 | - | 5 | 10 | - | $\mathrm{M} \Omega$ |
| Common Mode Range |  | Full | $\pm 10$ | - | - | $\pm 10$ | - | - | V |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | Full | 25 | 50 | - | 25 | 50 | - | kV/V |
| Common Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | Full | 80 | 90 | - | 74 | 90 | - | dB |
| Hold Mode Feedthrough Attenuation (Note 2) | $\mathrm{f}_{\mathrm{I}} \leq 100 \mathrm{kHz}$ | Full | - | -76 | - | - | -76 | - | dB |
| Gain Bandwidth Product (Note 2) |  | 25 | - | 2.5 | - | - | 2.5 | - | MHz |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | Full | $\pm 10$ | - | - | $\pm 10$ | - | - | V |
| Output Current |  | 25 | $\pm 15$ | - | - | $\pm 15$ | - | - | mA |
| Full Power Bandwidth (Note 2) | $\mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | 25 | - | 100 | - | - | 100 | - | kHz |
| Output Resistance | DC | 25 | - | 0.15 | - | - | 0.15 | - | $\Omega$ |
| TRANSIENT RESPONSE |  |  |  |  |  |  |  |  |  |
| Rise Time (Note 2) | $\mathrm{V}_{\mathrm{O}}=200 \mathrm{~m} \mathrm{~V}_{\text {P-P }}$ | 25 | - | 75 | 100 | - | 75 | 100 | ns |
| Overshoot (Note 2) | $\mathrm{V}_{\mathrm{O}}=200 \mathrm{mV} \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ | 25 | - | 25 | 40 | - | 25 | 40 | \% |
| Slew Rate (Note 2) | $\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | 25 | 3.5 | 5 | - | 3.5 | 5 | - | V/ $/ \mathrm{s}$ |

Electrical Specifications Test Conditions (Unless Otherwise Specified) $V_{S U P P L Y}= \pm 15.0 \mathrm{~V} ; \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}$; Digital Input: $\mathrm{V}_{\mathrm{IL}}=+0.8 \mathrm{~V}$ (Sample), $\mathrm{V}_{\mathrm{IH}}=+2.0 \mathrm{~V}$ (Hold), Unity Gain Configuration (Output tied to Negative Input) (Continued)

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | HA-2420-2 |  |  | HA-2425-5 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| Digital Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | Full | - | - | -0.8 | - | - | -0.8 | mA |
|  | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | Full | - | - | 20 | - | - | 20 | $\mu \mathrm{A}$ |
| Digital Input Voltage | Low | Full | - | - | 0.8 | - | - | 0.8 | V |
|  | High | Full | 2.0 | - | - | 2.0 | - | - | V |
| SAMPLE AND HOLD CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| Acquisition Time (Note 2) | To 0.1\% 10V Step | 25 | - | 2.3 | 4 | - | 2.3 | 4 | $\mu \mathrm{s}$ |
| Acquisition Time (Note 2) | To 0.01\% 10V Step | 25 | - | 3.2 | 6 | - | 3.2 | 6 | $\mu \mathrm{s}$ |
| Hold Step Error | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 25 | - | 10 | 20 | - | 10 | 20 | mV |
| Hold Mode Settling Time | To $\pm 1 \mathrm{mV}$ | 25 | - | 860 | - | - | 860 | - | ns |
| Aperture Time (Note 3) |  | 25 | - | 30 | - | - | 30 | - | ns |
| Effective Aperture Delay Time |  | 25 | - | 30 | - | - | 30 | - | ns |
| Aperture Uncertainty |  | 25 | - | 5 | - | - | 5 | - | ns |
| Drift Current (Note 2) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 25 | - | 5 | - | - | 5 | - | pA |
| HA1-2420 |  | Full | - | 1.8 | 10 | - | - | - | nA |
| HA1-2425 |  | Full | - | - | - | - | 0.1 | 1.0 | nA |
| $\begin{aligned} & \text { HA3-2425, HA4P2425, } \\ & \text { HA9P2425 } \end{aligned}$ <br> POWER SUPPLY $\because A, A \cdot A \cdot E$ |  | $00 \infty$ |  |  |  |  |  | 10.0 | nA |
| Supply Current (+) |  | 25 | - | 3.5 | 5.5 | - | 3.5 | 5.5 | mA |
| Supply Current (-) |  | 25 | - | 2.5 | 3.5 | - | 2.5 | 3.5 | mA |
| Power Supply Rejection |  | Full | 80 | 90 | - | 74 | 90 | - | dB |

NOTES:
2. $A_{V}= \pm 1, R_{L}=2 k \Omega, C_{L}=50 p F$.
3. Derived from computer simulation only; not tested.

## Functional Diagram



## Test Circuits and Waveforms



FIGURE 1. HOLD STEP ERROR AND DRIFT CURRENT
(


NOTE: Set rise/fall times of $\overline{\mathrm{S}} / \mathrm{H}$ Control to approximately 20 ns .
FIGURE 2. HOLD STEP ERROR TEST

NOTE: Measure the slope of the output during hold, $\Delta \mathrm{V} / \Delta \mathrm{t}$,
and compute drift current from: $\mathrm{I}_{\mathrm{D}}=\mathrm{C}_{\mathrm{H}} \Delta \mathrm{V} / \Delta \mathrm{t}$.
FIGURE 3. DRIFT CURRENT TEST



NOTE: Compute hold mode feedthrough attenuation from the formula:

$$
\text { Feedthrough Attenuation }=20 \log \frac{\mathrm{~V}_{\mathrm{OUT}} \mathrm{HOLD}}{\mathrm{~V}_{\text {IN }} \mathrm{HOLD}}
$$

Where $\mathrm{V}_{\text {OUT }}$ HOLD $=$ Peak-to-Peak value of output sinewave during the hold mode.

FIGURE 4. HOLD MODE FEEDTHROUGH ATTENUATION

## Schematic Diagram



## Application Information



FIGURE 5. HOLD STEP vs INPUT VOLTAGE

## Offset Adjustment

The offset voltage of the HA-2420 and HA-2425 may be adjusted using a $100 \mathrm{k} \Omega$ trim pot, as shown in Figure 8. The recommended adjustment procedure is:

Apply 0 V to the sample-and-hold input, and a square wave to the $\overline{\mathrm{S}} / \mathrm{H}$ control.

## mammuminiow amin Bit ain antemaNW. BDTI C.

The linear variation in pedestal voltage with sample-and-hold input voltage causes a $-0.06 \%$ gain error ( $\mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}$ ). In some applications (D/A deglitcher, A/D converter) the gain error can be adjusted elsewhere in the system, while in other applications it must be adjusted at the sample-and-hold. The two circuits shown below demonstrate how to adjust gain error at the sample-and-hold.

The recommended procedure for adjusting gain error is:

1. Perform offset adjustment.
2. Apply the nominal input voltage that should produce a +10 V output.
3. Adjust the trim pot for +10 V output in the hold mode.
4. Apply the nominal input voltage that should produce a -10V output.
5. Measure the output hold voltage ( $\mathrm{V}_{-10 \mathrm{NOMINAL}}$ ). Adjust the trim pot for an output hold voltage of
$\frac{\left(\mathrm{V}_{-10 \text { NOMINAL }}\right)+(-10 \mathrm{~V})}{2}$


FIGURE 6. INVERTING CONFIGURATION


FIGURE 7. NON-INVERTING CONFIGURATION
Figure 8 shows a typical unity gain circuit, with Offset Zeroing. All of the other normal op amp feedback configurations may be used with the HA-2420, HA-2425. The input amplifier may be used as a gated amplifier by utilizing Pin 11 as the output. This amplifier bas excellent drive
 CONTROL


FIGURE 8. BASIC SAMPLE-AND-HOLD (TOP VIEW)
The method used to reduce leakage paths on the PC board and the device package is shown in Figure 9. This guard ring is recommended to minimize the drift during hold mode.

The hold capacitor should have extremely high insulation resistance and low dielectric absorption. Polystyrene (below $85^{\circ} \mathrm{C}$ ), Teflon, or Parlene types are recommended.

For more applications, consult Intersil Application Note AN517, or the factory applications group.


FIGURE 9. GUARD RING LAYOUT (BOTTOM VIEW)

## Glossary of Terms

## Acquisition Time

The time required following a "sample" command, for the output to reach its final value within $\pm 0.1 \%$ or $\pm 0.01 \%$. This is the minimum sample time required to obtain a given accuracy, and includes switch delay time, slewing time and settling time.

## Aperture Time

The time required for the sample-and-hold switch to open, independent of delays through the switch driver and input amplifier circuitry. The switch opening time is that interval


## Effective Aperture Delay Time (EADT)

The difference between the digital delay time from the Hold command to the opening of the S/H switch, and the propagation time from the analog input to the switch.
EADT may be positive, negative or zero. If zero, the S/H amplifier will output a voltage equal to $\mathrm{V}_{\mathrm{IN}}$ at the instant the Hold command was received. For negative EADT, the output in Hold (exclusive of pedestal and droop errors) will correspond to a value of $\mathrm{V}_{I N}$ that occurred before the Hold command.

## Aperture Uncertainty

The range of variation in Effective Aperture Delay Time. Aperture Uncertainty (also called Aperture Delay Uncertainty, Aperture Time Jitter, etc.) sets a limit on the accuracy with which a waveform can be reconstructed from sample data.

## Drift Current

The net leakage current from the hold capacitor during the hold mode. Drift current can be calculated from the droop rate using the formula:

$$
\mathrm{I}_{\mathrm{D}}(\mathrm{pA})=\mathrm{C}_{\mathrm{H}}(\mathrm{pF}) \times \frac{\Delta \mathrm{V}}{\Delta \mathrm{t}}(\mathrm{~V} / \mathrm{s})
$$

com/l nt er si I

## Typical Performance Curves



FIGURE 10. TYPICAL SAMPLE AND HOLD PERFORMANCE AS A FUNCTION OF HOLDING CAPACITOR


FIGURE 12. DRIFT CURRENT vs TEMPERATURE


FIGURE 14. HOLD MODE FEED THROUGH ATTENUATION


FIGURE 11. BROADBAND NOISE CHARACTERISTICS


FIGURE 13. OPEN LOOP FREQUENCY RESPONSE


FIGURE 15. OPEN LOOP PHASE RESPONSE

$$
\begin{array}{r}
\overline{\mathrm{S}} / \mathrm{H} \text { SAMPLE } \\
\text { CONTROL }
\end{array}
$$ $\square$ $4 V$ - OV

Typical Performance Curves (Continued)


FIGURE 16. ACQUISITION TIME ( $C_{H}=1000 \mathrm{pF}$ )


FIGURE 18. ACQUISITION TIME ( $C_{H}=1000 \mathrm{pF}$ )


FIGURE 20. ACQUISITION TIME ( $\mathrm{C}_{\mathrm{H}}=\mathbf{1 0 0 0} \mathrm{pF}$ )


FIGURE 17. ACQUISITION TIME ( $\mathrm{C}_{\mathrm{H}}=\mathbf{1 0 0 0} \mathrm{pF}$ )


FIGURE 19. ACQUISITION TIME ( $\mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}$ )


FIGURE 21. ACQUISITION TIME ( $\mathrm{C}_{\mathrm{H}}=\mathbf{1 0 0 0} \mathrm{pF}$ )

## Die Characteristics

## DIE DIMENSIONS:

102 mils $\times 61$ mils $\times 19$ mils
$2590 \mu \mathrm{~m} \times 1550 \mu \mathrm{~m} \times 483 \mu \mathrm{~m}$

## METALLIZATION:

Type: AI, 1\% Cu
Thickness: 16k $\AA \pm 2 k \AA$

## SUBSTRATE POTENTIAL:

V-

## PASSIVATION:

Type: Nitride $\left(\mathrm{Si}_{3} \mathrm{~N}_{4}\right)$ over Silox ( $\mathrm{SiO}_{2}, 5 \%$ Phos.)
Silox Thickness: 12k $\AA 2 k \AA$
Nitride Thickness: $3.5 \mathrm{k} \AA \pm 1.5 \mathrm{k} \AA$

## TRANSISTOR COUNT:

78

## PROCESS:

Bipolar Dielectric Isolation

## BACKSIDE FINISH:

Gold, Nickel, Silicon, etc.

## Metallization Mask Layout



## Dual-In-Line Plastic Packages (PDIP)


-B-


NOTES:

1. Controlling Dimensions: $\operatorname{INCH}$. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. $E$ and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpen-

7. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
8. N is the maximum number of terminal positions.
9. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of $0.030-0.045$ inch ( 0.76 $1.14 \mathrm{~mm})$.

## Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



F14.3 MIL-STD-1835 GDIP1-T14 (D-1, CONFIGURATION A) 14 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.200 | - | 5.08 | - |
| b | 0.014 | 0.026 | 0.36 | 0.66 | 2 |
| b1 | 0.014 | 0.023 | 0.36 | 0.58 | 3 |
| b2 | 0.045 | 0.065 | 1.14 | 1.65 | - |
| b3 | 0.023 | 0.045 | 0.58 | 1.14 | 4 |
| c | 0.008 | 0.018 | 0.20 | 0.46 | 2 |
| c1 | 0.008 | 0.015 | 0.20 | 0.38 | 3 |
| D | - | 0.785 | - | 19.94 | 5 |
| E | 0.220 | 0.310 | 5.59 | 7.87 | 5 |
| e | 0.10 | BSC |  | BSC | - |
| eA | 0.30 | BSC |  | BSC | - |
| eA/2 | 0.15 | BSC |  | BSC | - |
| L | 0.125 | 0.200 | 3.18 | 5.08 | - |
| Q | 0.015 | 0.060 | 0.38 | 1.52 | 6 |
| S1 | 0.005 | - | 0.13 | - | 7 |
| $\alpha$ | $90^{\circ}$ | $105^{\circ}$ | $90^{\circ}$ | $105^{\circ}$ | - |
| aaa | - | 0.015 | - | 0.38 | - |
| bbb | - | 0.030 | - | 0.76 | - |
| ncos | ค | $0.010$ | -1 | 0.25 | - |
|  | $-$ | 00015 | 1 | 0.038 | 2, 3 |
| N | 14 |  | 14 |  | 8 |

Rev. 0 4/94

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

