TRANSFER-MOLD TYPE INSULATED TYPE

### PS22053



### INTEGRATED POWER FUNCTIONS

1200V/10A low-loss  $4^{th}$  generation IGBT inverter bridge for 3 phase DC-to-AC power conversion

### INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS


- For upper-leg IGBTs :Drive circuit, High voltage high-speed level shifting, Control supply under-voltage (UV) protection.
- For lower-leg IGBTs: Drive circuit, Control supply under-voltage protection (UV), Short circuit protection (SC).
- Fault signaling: Corresponding to an SC fault (Lower-side IGBT) or a UV fault (Lower-side supply).
- Input interface: 5V line CMOS/TTL compatible (High active logic).


### **APPLICATION**

AC400V 0.2kW~0.75kW inverter drive for small power motor control Fig. V PAUKAGE 30×2.54(=76.2) 2.54±0.3 Heat sink side **VUFS** 22. P <u>: 66: : 66: : 66: | 66: : 66666666666</u> VUFB 23. U VP1 UP 3. 24. V 4. 25. W Type name, Lot No. 5. 6. 7. VVFS 26. NU **VVFB** 27. NV 48.6±0.€ VP1 28. NW QR Code 8. VP 2-\$4.5±0.2 18.5±0.5 9. **VWFS** 10. VWFB 11. VP1 12. VPC 13. WP 10.16±0.3 14. VN1 67±0.3 15. VNC 16. CIN 79±0.5 17. CFO 18. FO 19. UN 20. VN 21. WN (2.5)Heat sink side (2) Detail: A All external terminals are treated with lead free solder (ingredient : Sn-Cu) plating



# TRANSFER-MOLD TYPE INSULATED TYPE







TRANSFER-MOLD TYPE INSULATED TYPE

# **MAXIMUM RATINGS** (Tj = $25^{\circ}$ C, unless otherwise noted)

### **INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-NU, NV, NW	900	V
VCC(surge)	Supply voltage (surge)	Applied between P-NU, NV, NW	1000	V
VCES	Collector-emitter voltage		1200	V
±lc	Each IGBT collector current	Tc = 25°C	10	Α
±ICP	Each IGBT collector current (peak)	Tc = 25°C, less than 1ms	20	Α
Pc	Collector dissipation	Tc = 25°C, per 1 chip	50.0	W
Tj	Junction temperature	(Note 1)	<b>−</b> 20~+125	°C


Note 1 : The maximum junction temperature rating of the power chips integrated within the DIP-IPM is  $150^{\circ}$ C (@ Tc  $\leq 100^{\circ}$ C) however, to ensure safe operation of the DIP-IPM, the average junction temperature should be limited to Tj(ave)  $\leq 125^{\circ}$ C (@ Tc  $\leq 100^{\circ}$ C).

### **CONTROL (PROTECTION) PART**

Symbol	Parameter	Condition	Ratings	Unit
VD	Control supply voltage	Applied between VP1-VPC, VN1-VNC	20	V
VDB	Control supply voltage	Applied between Vufb-Vufs, Vvfb-Vvfs, Vwfb-Vwfs	20	V
VIN	Input voltage	Applied between UP, VP, WP-VPC, UN, VN, WN-VNC	-0.5~VD+0.5	V
VFO	Fault output supply voltage	Applied between Fo-VNC	-0.5~VD+0.5	V
IFO	Fault output current	Sink current at Fo terminal	1	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~VD+0.5	V

<b>70   4 5 Y</b>   3yr b	STEM BOT C	COM/MIT	SUB S	Unit
VCC(PROT)	Self protection supply voltage limit (short circuit protection capability)	$VD = 13.5 \sim 16.5 V$ , Inverter part $T_j = 125 °C$ , non-repetitive, less than 2 μs	800	٧
Tc	Module case operation temperature	(Note 2)	<b>−</b> 20~+100	°C
Tstg	Storage temperature		<b>−</b> 40~+125	°C
Viso	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, connection pins to heat-sink plate	2500	Vrms

### Note 2: TC MEASUREMENT POINT





## TRANSFER-MOLD TYPE **INSULATED TYPE**

### THERMAL RESISTANCE

Cumhal	Davamatar	Condition		Limits		
Symbol Parameter	Condition		Тур.	Max.	Unit	
Rth(j-c)Q	Junction to case thermal	Inverter IGBT part (per 1/6 module)	_	_	2.00	°C/W
Rth(j-c)F	resistance	Inverter FWDi part (per 1/6 module)		_	2.67	°C/W
Rth(c-f)	Contact thermal resistance (Note 3)	Case to fin, (per 1 module) thermal grease applied	_	_	0.047	°C/W

Note 3: Grease with good thermal conductivity and long-term endurance should be applied evenly with about +100μm~+200μm on the contacting surface of DIP-IPM and heat-sink.

### **ELECTRICAL CHARACTERISTICS** (Tj = 25°C, unless otherwise noted) **INVERTER PART**

Cumbal Baramatar		O and disking			Limits		
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
VCE(cot)	Collector-emitter saturation	VD = VDB = 15V	Tj = 25°C	_	2.7	3.4	\ \
VCE(sat) voltage	VIN = 5V, IC = 10A	Tj = 125°C	_	2.5	3.2	V	
VEC	FWDi forward voltage	-IC = 10A, VIN = 0V		_	2.5	3.0	V
ton				0.8	1.5	2.2	μs
trr		VCC = 600V, VD = VDB = 15V IC = 10A, $T_j$ = 125°C, VIN = 0 ↔ 5V		_	0.2	_	μs
tc(on)	Switching times			_	0.4	0.7	μs
toff		Inductive load (upper-	Inductive load (upper-lower arm)		2.8	3.8	μs
tc(off)				_	0.4	0.7	μs
ICES	Collector-emitter cut-off	VCE = VCES	Tj = 25°C	_	_	1	mA.
1020	current	VCE = VCES	Tj = 125°C	_	_	10	111/

CONTRO	FROTE TO I) FART	$\mathbb{C}$	$\sim$ m / $M$ $\perp$ $T$	SII	IR I	S	41
Symbol	Parameter	0.0	Condition	70	Limits		Unit
				Min.	Тур.	Max.	
		VD = VDB = 15V	Total of VP1-VPC, VN1-VNC		_	3.70	mA
lD	Circuit current	VIN = 5V	VUFB-VUFS, VVFB-VVFS, VWFB-VW	FS —	_	1.30	mA
ם ו	Circuit current	VD = VDB = 15V	Total of VP1-VPC, VN1-VNC	_	_	3.50	mA
	VIN		VUFB-VUFS, VVFB-VVFS, VWFB-VWF	-s —	_	1.30	mA
VFOH	Coult autout valtage	Vsc = 0V, Fo circu	Vsc = 0V, Fo circuit pull-up to 5V with 10kΩ Vsc = 1V, IFO = 1mA		_	_	V
VFOL	Fault output voltage	Vsc = 1V, IFO = 1m			_	1.10	V
VSC(ref)	Short circuit trip level	Tj = 25°C, VD = 15	V (Note 4)	0.43	0.48	0.53	V
lin	Input current	VIN = 5V		0.7	1.5	2.0	mA
UVDBt			Trip level	10.0	_	12.0	V
UVDBr	Supply circuit under-voltage	T: < 10500	Reset level	10.5	_	12.5	V
UVDt	protection	Tj ≤ 125°C	Trip level	10.3	_	12.5	V
UVDr			Reset level	10.8	_	13.0	V
tFO	Fault output pulse width	CFO = 22nF	(Note 5)	1.6	2.4	_	ms
Vth(on)	ON threshold voltage	Applied between I	In Ma Ma Mac His Ms Ms Ms	2.0	3.0	4.2	V
Vth(off)	OFF threshold voltage	Applied between U	IP, VP, WP-VPC, UN, VN, WN-VNC	0.8	1.4	2.0	V

Note 4: Short circuit protection is functioning only at the low-arms. Please select the value of the external shunt resistor such that the SC trip-



level is less than 1.7 times device current rating.


5: Fault signal is output when the low-arms short circuit or control supply under-voltage protective functions operate. The fault output pulsewidth tFO depends on the capacitance value of CFO according to the following approximate equation: CFO = 9.3 X 10<sup>-6</sup> X tFO [F].

# TRANSFER-MOLD TYPE **INSULATED TYPE**

### **MECHANICAL CHARACTERISTICS AND RATINGS**

Davamatar	Condition		Limits			Llmia
Parameter			Min.	Тур.	Max.	Unit
Mounting torque	Mounting screw : M4	Recommended 1.18 N·m	0.98	_	1.47	N·m
Weight		·	_	77	_	g
Heat-sink flatness	(Note 6)		<del>-</del> 50	_	100	μm

### Note 6: Measurement point of heat-sink flatness



PECOMMI	ENDED OPERATION CON	OITIONS COM	MIT	211	<b>D</b> I	CI	41
Symbol	arameter	Concition	V		Links		Unit
Cyrribor	T didilicite	Condition		Min.	Тур.	Max.	Orint
Vcc	Supply voltage	Applied between P-NU, NV, NW		350	600	800	V
VD	Control supply voltage	Applied between VP1-VPC, VN1-VNC		13.5	15.0	16.5	V
VDB	Control supply voltage	Applied between Vufb-Vufs, Vvfb-Vv	/FS, VWFB-VWFS	13.5	15.0	16.5	V
$\Delta V$ D, $\Delta V$ DB	Control supply variation			-1	_	1	V/μs
tdead	Arm shoot-through blocking time	For each input signal, Tc ≤ 100°C		3.3	_	_	μs
fPWM	PWM input frequency	Tc ≤ 100°C, Tj ≤ 125°C		_	_	15	kHz
lo	Output r.m.s. current	Vcc = 600V, VD = 15V, fc = 15kHz P.F = 0.8, sinusoidal PWM $T_1 \le 125$ °C, $T_2 \le 100$ °C	(Note 7)	_	_	3.4	Arms
PWIN(on)		1] \$ 125 0, 10 \$ 100 0	(Note 8)	1.5	_	_	
	Minimum input pulse width	350 ≤ VCC ≤ 800V, 13.5 ≤ VD ≤ 16.5V, 13.5 ≤ VDB ≤ 16.5V,	Ic ≤ 10A	2.5	_	_	μs
PWIN(off)		$-20^{\circ}\text{C} \le \text{Tc} \le 100^{\circ}\text{C},$ N line wiring inductance less than 10nH (Note 9)	10 < lc ≤ 17A	2.7	_	_	
VNC	VNC variation	Between VNC-NU, NV, NW (including	surge)	-5.0	_	5.0	V

Note 7: The output r.m.s. current value depends on the actual application conditions.


8: DIP-IPM might not make response to the input on signal with pulse width less than PWIN (on).

9: DIP-IPM might not make response or work properly if the input off signal pulse width is less than PWIN (off).



TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 4 THE DIP-IPM INTERNAL CIRCUIT






TRANSFER-MOLD TYPE INSULATED TYPE

### Fig. 5 TIMING CHARTS OF THE DIP-IPM PROTECTIVE FUNCTIONS


### [A] Short-Circuit Protection (Lower-arms only with the external shunt resistor and CR filter)

- a1. Normal operation: IGBT ON and carrying current.
- a2. Short circuit current detection (SC trigger).
- a3. IGBT gate hard interruption.
- a4. IGBT turns OFF.
- a5. Fo output with a fixed pulse width determined by the external capacitor CFO.
- a6. Input = "L" : IGBT OFF
- a7. Input = "H":
- a8. IGBT OFF state in spite of input "H".



#### [B] Under-Voltage Protection (Lower-arm, UVD)

- b1. Control supply voltage rising: After the voltage level reaches UVDr, the circuits start to operate when next input is applied.
- b2. Normal operation: IGBT ON and carrying current.
- b3. Under voltage trip (UVDt).
- b4. IGBT OFF in spite of control input condition.
- b5. Fo keeps output during the UV period, however, Fo pulse is not less than the fixed width for very short UV interval.
- b6. Under voltage reset (UVDr).
- b7. Normal operation: IGBT ON and carrying current.





TRANSFER-MOLD TYPE **INSULATED TYPE** 

### [C] Under-Voltage Protection (Upper-side, UVDB)

- c1. Control supply voltage rises: After the voltage reaches UVDBr, the circuits start to operate when next input is applied. c2. Normal operation: IGBT ON and carrying current.
- c3. Under voltage trip (UVDBt).
- c4. IGBT OFF in spite of control input signal level, but there is no Fo signal output.
- c5. Under voltage reset (UVDBr)
- c6. Normal operation: IGBT ON and carrying current.






Fig. 6 MCU I/O INTERFACE CIRCUIT



Note: RC coupling at each input (parts shown dotted) may change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The DIP-IPM input signal section integrates a 2.5k $\Omega$ (min) pull-down resistor. Therefore, when using a external filtering resistor, pay attention to the turn-on threshold voltage requirement.

# Fig. 7 WIRING CONNECTION WITH 1 SHUNT RESISTOR




For 3 shunt resistors connection, please refer to Fig.9.



TRANSFER-MOLD TYPE **INSULATED TYPE** 

Fig. 8 AN EXAMPLE OF TYPICAL DIP-IPM APPLICATION CIRCUT WITH 1 SHUNT RESISTOR



- Note 1: To avoid malfunction, the wiring of each input should be as short as possible. (less than 2-3cm)
  2: By virtue of integrating HVIC inside the module, direct coupling to MCU terminals without any opto-coupler or transformer isolation is possible.
  3: Fo output is open drain type. The signal line should be pulled up to the positive side of a 5V supply with an approximate 10kΩ resistor.

  - 4: Fo output pulse width (tFo) should be determined by connecting external capacitor C4 between CFO and VNc terminals. (Example:

  - 4: Fo output pulse width (IFO) should be determined by connecting choices a specific strong and in the process of the protection of the protection function, the wiring of A, B, C should be as short as possible.
    7: The time constant R5C1 of the protection circuit should be selected in the range of 1.5~2µs. SC interrupting time might vary with the protection. wiring pattern.

  - 8: All capacitors should be mounted as close to the terminals of the DIP-IPM as possible.
    9: To prevent surge destruction, the wiring between the smoothing capacitor and the P&N1 terminals should be as short as possible. Generally a 0.1~0.22µF snubber between the P&N1 terminals is recommended.
  - 10: It is recommended to insert a Zener diode (24V/1W) between each pair of control supply terminals to prevent surge destruction.
  - 11: To prevent LVIC from surge destruction, it is recommended to mount a fast recovery type diode between VNC and NU, NV, NW terminals.

### Fig. 9 EXAMPLE OF EXTERNAL PROTECTION CIRCUIT WITH 3 SHUNT RESISTORS

