

PM50CLB120FLAT-BASE TYPE
INSULATED PACKAGE**PM50CLB120****FEATURE**

- a) Adopting new 5th generation IGBT (CSTBT) chip, which performance is improved by $1\mu\text{m}$ fine rule process.
For example, typical $V_{ce}(\text{sat})=1.9\text{V}$ @ $T_j=125^\circ\text{C}$
- b) I adopt the over-temperature conservation by T_j detection of CSTBT chip, and error output is possible from all each conservation upper and lower arm of IPM.
- c) New small package
Reduce the package size by 32%, thickness by 22% from S-DASH series.
 - 3φ 50A, 1200V Current-sense IGBT type inverter
 - Monolithic gate drive & protection logic
 - Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (P-Fo available from upper arm devices)
 - Acoustic noise-less 5.5kW/7.5kW class inverter application
 - UL Recognized Yellow Card No.E80276(N)
File No.E80271


APPLICATION

General purpose inverter, servo drives and other motor controls


www.BDTIC.com/MITSUBISHI

PACKAGE OUTLINES

Dimensions in mm



INTERNAL FUNCTIONS BLOCK DIAGRAM



www.BDTIC.com/MITSUBISHI

MAXIMUM RATINGS ($T_j = 25^\circ\text{C}$, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
V _{CES}	Collector-Emitter Voltage	$V_D = 15\text{V}$, $V_{CIN} = 15\text{V}$	1200	V
$\pm I_C$	Collector Current	$T_c = 25^\circ\text{C}$	50	A
$\pm I_{CP}$	Collector Current (Peak)	$T_c = 25^\circ\text{C}$	100	A
P _c	Collector Dissipation	$T_c = 25^\circ\text{C}$	(Note-1) 480	W
T _j	Junction Temperature		-20 ~ +150	°C

CONTROL PART

Symbol	Parameter	Condition	Ratings	Unit
V _D	Supply Voltage	Applied between : V _{UPC} -V _{UPC} , V _{VP1} -V _{VP1} , V _{WN} -V _{NC}	20	V
V _{CIN}	Input Voltage	Applied between : U _P -V _{UPC} , V _P -V _{VP1} , W _P -V _{WP1} , U _N • V _N • W _N -V _{NC}	20	V
V _{FO}	Fault Output Supply Voltage	Applied between : U _{FO} -V _{UPC} , V _{FO} -V _{VP1} , W _{FO} -V _{WP1} , F _O -V _{NC}	20	V
I _{FO}	Fault Output Current	Sink current at U _{FO} , V _{FO} , W _{FO} , F _O terminals	20	mA

PM50CLB120FLAT-BASE TYPE
INSULATED PACKAGE**TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
VCC(prot)	Supply Voltage Protected by SC	VD = 13.5 ~ 16.5V, Inverter Part, T _j = +125°C Start	800	V
VCC(surge)	Supply Voltage (Surge)	Applied between : P-N, Surge value	1000	V
T _{stg}	Storage Temperature		-40 ~ +125	°C
V _{iso}	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	V _{rms}

THERMAL RESISTANCES

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R _{th(j-c)Q}	Junction to case Thermal Resistances	Inverter IGBT (per 1 element)	(Note-1)	—	—	0.26*
		Inverter FWDi (per 1 element)	(Note-1)	—	—	0.39*
R _{th(c-f)}	Contact Thermal Resistance	Case to fin, (per 1 module) Thermal grease applied	(Note-1)	—	—	0.038

* If you use this value, R_{th(f-a)} should be measured just under the chips.(Note-1) T_c (under the chip) measurement point is below. (Unit : mm)

axis	arm	UP		VP		WP		UN		VN		WN	
		IGBT	FWDi										
X		28.3	28.4	65.0	64.9	87.0	86.9	39.3	39.2	54.0	54.1	76.0	76.1
Y		-7.7	1.5	-7.7	1.5	-7.7	1.5	5.7	-3.5	5.7	-3.5	5.7	-3.5



WWW.BDTIC.COM/MITSUBISHI

ELECTRICAL CHARACTERISTICS (T_j = 25°C, unless otherwise noted)**INVERTER PART**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V _{CE(sat)}	Collector-Emitter Saturation Voltage	VD = 15V, IC = 50A	T _j = 25°C	—	1.8	2.3
		VCIN = 0V (Fig. 1)	T _j = 125°C	—	1.9	2.4
VEC	FWDi Forward Voltage	—IC = 50A, VD = 15V, VCIN = 15V	(Fig. 2)	—	2.5	3.5
ton		Switching Time	VD = 15V, VCIN = 0V↔15V	0.5	1.0	2.5
trr			VCC = 600V, IC = 50A	—	0.5	0.8
tc(on)			T _j = 125°C	—	0.4	1.0
toff			Inductive Load	—	2.0	3.0
tc(off)			(Fig. 3,4)	—	0.7	1.2
ICES	Collector-Emitter Cutoff Current	VCE = VCES, VCIN = 15V	T _j = 25°C	—	—	1
		(Fig. 5)	T _j = 125°C	—	—	10
						mA

CONTROL PART

Symbol	Parameter	Condition	Limits			Unit			
			Min.	Typ.	Max.				
Id	Circuit Current	VD = 15V, VCIN = 15V	VN1-VNC	—	15	25			
			V*P1-V*PC	—	5	10			
Vth(ON)	Input ON Threshold Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN-VNC			1.2	1.5			
					1.7	2.0			
Vth(OFF)	Input OFF Threshold Voltage				1.8	2.3			
SC	Short Circuit Trip Level	—20 ≤ Tj ≤ 125°C, VD = 15V	(Fig. 3,6)	100	—	—			
tOFF(SC)	Short Circuit Current Delay Time	VD = 15V	(Fig. 3,6)	—	0.2	—			
				—	—	μs			
OT	Over Temperature Protection	VD = 15V Detect Tj of IGBT chip	Trip level	135	145	—			
			Reset level	—	125	—			
UV	Supply Circuit Under-Voltage Protection	—20 ≤ Tj ≤ 125°C	Trip level	11.5	12.0	12.5			
			Reset level	—	12.5	—			
UVr				—	—	—			
				—	10	15			
IFO(H)	Fault Output Current	VD = 15V, VFO = 15V	(Note-2)	—	—	0.01			
IFO(L)				—	10	15			
tFO	Minimum Fault Output Pulse Width	VD = 15V	(Note-2)	1.0	1.8	—			
				—	—	ms			

(Note-2) Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.

MECHANICAL RATINGS AND CHARACTERISTICS

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
—	Mounting torque	Mounting part	screw : M5	2.5	3.0	3.5
—	Weight	—	—	340	—	g



WWW.BDTIC.COM/MITSUBISHI
RECOMMENDED CONDITIONS FOR USE

Symbol	Parameter	Condition	Recommended value	Unit
Vcc	Supply Voltage	Applied across P-N terminals	≤ 800	V
VD	Control Supply Voltage	Applied between : VUP1-VUPC, VVP1-VVPC VWP1-VWPC, VN1-VNC (Note-3)	15.0 ± 1.5	V
VCIN(ON)	Input ON Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN-VNC	≤ 0.8	V
VCIN(OFF)	Input OFF Voltage		≥ 9.0	V
fPWM	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 20	kHz
tdead	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 2.5	μs


(Note-3) With ripple satisfying the following conditions: dv/dt swing ≤ ±5V/μs, Variation ≤ 2V peak to peak

PRECAUTIONS FOR TESTING

- Before applying any control supply voltage (V_D), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.
After this, the specified ON and OFF level setting for each input signal should be done.
- When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above V_{CES} rating of the device.
(These test should not be done by using a curve tracer or its equivalent.)

Fig. 1 $V_{CE(sat)}$ TestFig. 2 V_{EC} Test

a) Lower Arm Switching



b) Upper Arm Switching




Fig. 3 Switching time and SC test circuit




Fig. 4 Switching time and SC test waveform




Fig. 5 ICES Test




Fig. 6 SC test waveform


1.5V: Input on threshold voltage $V_{th(on)}$ typical value, 2V: Input off threshold voltage $V_{th(off)}$ typical value

Fig. 7 Dead time measurement point example










Fig. 8 Application Example Circuit

NOTES FOR STABLE AND SAFE OPERATION ;

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers: $t_{PLH}, t_{PHL} \leq 0.8\mu s$, Use High CMR type.
- Slow switching opto-coupler: $CTR > 100\%$
- Use 4 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage change of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. $4.7nF$) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.

PERFORMANCE CURVES



PM50CLB120FLAT-BASE TYPE
INSULATED PACKAGE