# Micropower 200 mA Low Dropout Tracking Regulator/Line Driver

The CS8182 is a monolithic integrated low dropout tracking regulator designed to provides an adjustable buffered output voltage that closely tracks ( $\pm 10~\text{mV}$ ) the reference input. The output delivers up to 200 mA while being able to be configured higher, lower or equal to the reference voltages.

The device has been designed to operate over a wide range (2.8 V to 45 V) while still maintaining excellent DC characteristics. The CS8182 is protected from reverse battery, short circuit and thermal runaway conditions. The device also can withstand 45 V load dump transients and -50 V reverse polarity input voltage transients. This makes it suitable for use in automotive environments.

The  $V_{REF}/ENABLE$  lead serves two purposes. It is used to provide the input voltage as a reference for the output and it also can be pulled low to place the device in sleep mode where it nominally draws 30  $\mu A$  from the supply.

# **Features**

- 200 mA Source Capability
- Output Tracks within ±10 mV Worst Case
- Low Dropout (0.35 V Typ. @ 200 mA)
- Low Ouiescent Current
- Thermal Shutdown
- Short Circuit Protection
- Wide Operating Range
- Internally Fused Leads in SO-8 Package
- For Automotive and Other Applications Requiring Site and Change Control
- These are Pb-Free Devices





Figure 1. Block Diagram




# ON Semiconductor®

http://onsemi.com



# PIN CONNECTIONS AND MARKING DIAGRAMS



# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

# **PACKAGE PIN DESCRIPTION**

Package Lead Number				
SO-8	D <sup>2</sup> PAK 5-PIN	DPAK 5-PIN	Lead Symbol	Function
8	1	1	V <sub>IN</sub>	Input Voltage
1	2	2	V <sub>OUT</sub>	Regulated Output
2, 3, 6, 7	3	3	GND	Ground
4	4	4	Adj	Adjust Lead
5	5	5	V <sub>REF</sub> /ENABLE	Reference Voltage and ENABLE Input

#### **MAXIMUM RATINGS**

Rating	Value	Unit
Storage Temperature Range	-65 to +150	°C
Junction Temperature	+150	°C
Supply Voltage Range (Continuous)	-16 to 45	V
Peak Transient Voltage (V <sub>IN</sub> = 14 V, Load Dump Transient = 31 V)	45	V
Voltage Range (Adj, V <sub>OUT</sub> , V <sub>REF</sub> /ENABLE)	-10 to +V <sub>IN</sub>	V
Package Thermal Resistance, SO–8: Junction–to–Case, $R_{\theta JC}$ Junction–to–Air, $R_{\theta JA}$	25 80	°C/W °C/W
Package Thermal Resistance, D <sup>2</sup> PAK Junction–to–Case, $R_{\theta JC}$ Junction–to–Air, $R_{\theta JA}$	4.0 48	°C/W °C/W
Package Thermal Resistance, DPAK Junction–to–Case, $R_{\theta JC}$ Junction–to–Air, $R_{\theta JA}$	8.0 64	°C/W °C/W
ESD Capability (Human Body Model) (Machine Model)	2.0 200	kV V
Lead Temperature Soldering: (Note 1) (SO-8) (D <sup>2</sup> PAK) (DPAK)	240 225 260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# **RECOMMENDED OPERATING RANGES**

Rating	Value	Unit
Junction Temperature, T <sub>J</sub>	-40 to+125	°C
Input Voltage, Continuous V <sub>IN</sub>	3.4 to 45	V

<sup>1. 60</sup> second maximum above 183°C.

**ELECTRICAL CHARACTERISTICS** (V<sub>IN</sub> = 14 V; V<sub>REF</sub>/ENABLE > 2.75 V;  $-40^{\circ}\text{C}$  < T<sub>J</sub> <  $+125^{\circ}\text{C}$ ; C<sub>OUT</sub>  $\geq$  10  $\mu\text{F}$ ; 0.1  $\Omega$  < C<sub>OUT-ESR</sub> < 1.0  $\Omega$  @ 10 kHz, unless otherwise specified.)

Test Conditions	Min	Тур	Max	Unit		
Regular Output						
4.5 V $\leq$ V <sub>IN</sub> $\leq$ 26 V, 100 $\mu$ A $\leq$ I <sub>OUT</sub> $\leq$ 200 mA, Note 2 V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = 30 mA, V <sub>REF</sub> = 5.0 V, Note 2	-10 -5.0	- -	10 5	mV mV		
I <sub>OUT</sub> = 100 μA I <sub>OUT</sub> = 30 mA I <sub>OUT</sub> = 200 mA	- - -	100 - 350	150 500 600	mV mV mV		
4.5 V ≤ V <sub>IN</sub> ≤ 26 V, Note 2	_	-	10	mV		
100 μA ≤ I <sub>OUT</sub> ≤ 200 mA, Note 2	-	-	10	mV		
Loop in Regulation	-	0.2	1.0	μΑ		
V <sub>IN</sub> = 14 V, V <sub>REF</sub> = 5.0 V, V <sub>OUT</sub> = 90% of V <sub>REF</sub> , Note 2	250	-	700	mA		
$V_{IN}$ = 12 V, $I_{OUT}$ = 200 mA $V_{IN}$ = 12 V, $I_{OUT}$ = 100 $\mu$ A $V_{IN}$ = 12 V, $V_{REF}$ /ENABLE = 0 V	- - -	15 75 30	25 150 55	mA μA μA		
V <sub>OUT</sub> = 5.0 V, V <sub>IN</sub> = 0 V	-	0.2	1.5	mA		
f = 120 Hz, I <sub>OUT</sub> = 200 mA, 4.5 V ≤ V <sub>IN</sub> ≤ 26 V	60	-	_	dB		
GBD	150	180	210	°C		
V <sub>REF</sub> /ENABLE						
-	0.80	2.00	2.75	V		
V <sub>REF</sub> /ENABLE	-	0.2	1.0	μΑ		
	$ \begin{array}{l} 4.5 \ V \leq V_{IN} \leq 26 \ V, \ 100 \ \mu A \leq I_{OUT} \leq 200 \ mA, \ Note \ 2 \\ V_{IN} = 12 \ V, I_{OUT} = 30 \ mA, V_{REF} = 5.0 \ V, \ Note \ 2 \\ \hline \\ I_{OUT} = 100 \ \mu A \\ I_{OUT} = 30 \ mA \\ I_{OUT} = 200 \ mA \\ \hline \\ 4.5 \ V \leq V_{IN} \leq 26 \ V, \ Note \ 2 \\ \hline \\ 100 \ \mu A \leq I_{OUT} \leq 200 \ mA, \ Note \ 2 \\ \hline \\ Loop \ in \ Regulation \\ \hline \\ V_{IN} = 14 \ V, V_{REF} = 5.0 \ V, V_{OUT} = 90\% \ of \ V_{REF} \ Note \ 2 \\ \hline \\ V_{IN} = 12 \ V, I_{OUT} = 200 \ mA \\ \hline \\ V_{IN} = 12 \ V, I_{OUT} = 100 \ \mu A \\ \hline \\ V_{IN} = 12 \ V, V_{REF}/ENABLE = 0 \ V \\ \hline \\ V_{OUT} = 5.0 \ V, V_{IN} = 0 \ V \\ \hline \\ f = 120 \ Hz, I_{OUT} = 200 \ mA, \ 4.5 \ V \leq V_{IN} \leq 26 \ V \\ \hline \\ GBD \\ \hline \\ \hline \\ - \end{array} $	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		

<sup>2.</sup> V<sub>OUT</sub> connected to Adj lead.

#### TYPICAL CHARACTERISTICS




Figure 2. Quiescent Current vs. Output Current




Figure 3. Quiescent Current vs. Input Voltage (Operating Mode)




Figure 5. V<sub>OUT</sub> Reverse Current




Figure 4. Quiescent Current vs. Input Voltage (Sleep Mode)




Figure 6. V<sub>OUT</sub> Reverse Current

#### CIRCUIT DESCRIPTION

# **ENABLE Function**

By pulling the  $V_{REF}/ENABLE$  lead below 2.0 V typically, (see Figure 10 or Figure 11), the IC is disabled and enters a sleep state where the device draws less than 55  $\mu A$  from supply. When the  $V_{REF}/ENABLE$  lead is greater than 2.75 V,  $V_{OUT}$  tracks the  $V_{REF}/ENABLE$  lead normally.




Figure 7. Tracking Regulator at the Same Voltage




Figure 9. Tracking Regulator at Lower Voltages

# **Output Voltage**

The output is capable of supplying 200 mA to the load while configured as a similar (Figure 7), lower (Figure 9), or higher (Figure 8) voltage as the reference lead. The Adj lead acts as the inverting terminal of the op amp and the  $V_{REF}$  lead as the non–inverting.

The device can also be configured as a high-side driver as displayed in Figure 12.




Figure 8. Tracking Regulator at Higher Voltages




Figure 10. Tracking Regulator with ENABLE Circuit




Figure 11. Alternative ENABLE Circuit

- \* C1 is required if the regulator is far from the power source filter.
- \*\* C2 is required for stability.
- \*\*\* C3 is recommended for EMC susceptibility.

Figure 12. High-Side Driver

#### **APPLICATION NOTES**

# **VOUT** Short to Battery

The CS8182 will survive a short to battery when hooked up the conventional way as shown in Figure 13. No damage to the part will occur. The part also endures a short to battery when powered by an isolated supply at a lower voltage as in Figure 14. In this case the CS8182 supply input voltage is set at 7 V when a short to battery (14 V typical) occurs on  $V_{OUT}$  which normally runs at 5 V. The current into the device (ammeter in Figure 14) will draw additional current as displayed in Figure 15.




Figure 13.




Figure 14.




Figure 15. V<sub>OUT</sub> Short to Battery

### **Switched Application**

The CS8182 has been designed for use in systems where the reference voltage on the  $V_{REF}/ENABLE$  pin is continuously on. Typically, the current into the  $V_{REF}/ENABLE$  pin will be less than 1.0  $\mu A$  when the voltage on the  $V_{IN}$  pin (usually the ignition line) has been switched out ( $V_{IN}$  can be at high impedance or at ground.) Reference Figure 16.




Figure 16.

#### **External Capacitors**

The output capacitor for the CS8182 is required for stability. Without it, the regulator output will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worst-case is determined at the minimum ambient temperature and maximum load expected.

The output capacitor can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltage during brief conditions of negative input transients that might be characteristic of a particular system.

The capacitor must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to  $-40^{\circ}$ C, a capacitor rated at that temperature must be used.

# Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 17) is:

$$PD(max) = \{V_{IN}(max) - V_{OUT}(min)\} I_{OUT}(max) + V_{IN}(max)I_{Q}$$
(1)

where:

 $V_{IN(max)}$  is the maximum input voltage,

V<sub>OUT(min)</sub> is the minimum output voltage,

 $I_{OUT(max)}$  is the maximum output current, for the application, and

 $I_Q$  is the quiescent current the regulator consumes at  $I_{OUT(max)}. \label{eq:lower}$ 

Once the value of PD(max) is known, the maximum permissible value of  $R_{\theta JA}$  can be calculated:

$$R_{\theta JA} = \frac{150^{\circ} C - T_A}{P_D}$$
 (2)

The value of  $R_{\theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.




Figure 17. Single Output Regulator with Key Performance Parameters Labeled

#### Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\theta JA}$ :

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA}$$
 (3)


where:

 $R_{\theta IC}$  = the junction-to-case thermal resistance,

 $R_{\theta CS}$  = the case-to-heatsink thermal resistance, and

 $R_{\theta SA}$  = the heatsink-to-ambient thermal resistance.


 $R_{\theta JC}$  appears in the package section of the data sheet. Like  $R_{\theta JA}$ , it is a function of package type.  $R_{\theta CS}$  and  $R_{\theta SA}$  are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heatsink manufacturers.



HJA (°C/W) 1 oz COPPER AREA (mm<sup>2</sup>)

Figure 18. 8 Lead SOIC (Fused) Thermal Resistance

Figure 19. 5 Lead DPAK Thermal Resistance






Figure 20. 5 Lead D<sup>2</sup>PAK Thermal Resistance

Figure 21. Thermal Resistance Summary


# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
CS8182YDF8G	SO-8 (Pb-Free)	95 Units / Rail
CS8182YDFR8G	SO-8 (Pb-Free)	2500 / Tape & Reel
CS8182YDPS5G	D <sup>2</sup> PAK 5-PIN (Pb-Free)	50 Units / Rail
CS8182YDPSR5G	D <sup>2</sup> PAK 5-PIN (Pb-Free)	750 / Tape & Reel
CS8182DTG	DPAK 5L (Pb-Free)	50 Units / Rail
CS8182DTRKG	DPAK 5L (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS


# SOIC-8 **DF SUFFIX** CASE 751-07 **ISSUE AK**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DER SIDE
- PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT
  MAXIMUM MATERIAL CONDITION.
- 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

		IETEDO	INOUES	
	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Η	0.10	0.25	0.004	0.010
7	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
s	5.80	6.20	0.228	0.244

# **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

# D<sup>2</sup>PAK-5 **DP SUFFIX** CASE 936AC **ISSUE A** B SEATING PLANE Α $| \oplus |$ 0.10 $| \oplus |$ B $| \land M |$ - D1 <del><</del> E/2→ c2 **E**1 D **DETAIL C** Н VIEW A-A B SEATING PLANE 0.13 M B A M Н **RECOMMENDED SOLDERING FOOTPRINT\*** L3 GAUGE 0.424 -0.310 **DETAIL C** 0.584 0.176 0.067 5X 0.040 **PITCH** DIMENSIONS: MILLIMETERS

# NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: INCHES.


  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.005 MAXIMUM PER SIDE. THESE DIMENSIONS TO BE MEASURED AT DATUM H.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1, DIMENSIONS D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THE THERMAL PAD.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.170	0.180	4.32	4.57
<b>A</b> 1	0.000	0.010	0.00	0.25
b	0.026	0.036	0.66	0.91
С	0.017	0.026	0.43	0.66
c2	0.045	0.055	1.14	1.40
D	0.325	0.368	8.25	9.53
D1	0.250	-	6.35	
Е	0.380	0.420	9.65	10.67
E1	0.200		5.08	
е	0.067 BSC		1.70 BSC	
Н	0.580	0.620	14.73	15.75
L	0.090	0.110	2.29	2.79
L1		0.066		1.68
L3	0.010 BSC		0.2	5 BSC
М	0 °	8 °	0 °	8 °

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS


# DPAK-5 **DT SUFFIX** CASE 175AA **ISSUE A**



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.020	0.028	0.51	0.71
Е	0.018	0.023	0.46	0.58
F	0.024	0.032	0.61	0.81
G	0.180 BSC		4.56 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.045	BSC	1.14 BSC	
R	0.170	0.190	4.32	4.83
R1	0.185	0.210	4.70	5.33
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
٧	0.035	0.050	0.89	1.27
Z	0.155	0.170	3.93	4.32

# **SOLDERING FOOTPRINT\***



SCALE 4:1 (mm inches)

SMART REGULATOR is a registered trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, ited. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.