# Low Capacitance ESD Protection USB3.0

The ESD7016 transient voltage suppressor is specifically designed to protect USB3.0 interfaces by integrating two Superspeed pairs, D+, D-, and Vbus lines into a single protection product. Ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines. The flow-through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance between high speed differential lines.

#### **Features**

- Low Capacitance (0.15 pF Typical, I/O to GND)
- Protection for the Following IEC Standards: IEC 61000-4-2 (Level 4)
- Low ESD Clamping Voltage
- This is a Pb-Free Device

# **Typical Applications**

• USB 3.0

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	TJ	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	TL	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD)	ESD ESD	±15 ±15	kV kV

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



# ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAM



UDFN8 CASE 517CB




6M = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

# PIN CONFIGURATION AND SCHEMATIC



## **ORDERING INFORMATION**


Device	Package	Shipping
ESD7016MUTAG	UDFN8 (Pb-Free)	TBD / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	$V_{RWM}$	I/O Pin to GND			5.0	V
Breakdown Voltage	$V_{BR}$	I <sub>T</sub> = 1 mA, I/O Pin to GND	5.5			V
Reverse Leakage Current	I <sub>R</sub>	V <sub>RWM</sub> = 5 V, I/O Pin to GND			1.0	μΑ
Clamping Voltage (Note 1)	V <sub>C</sub>	I <sub>PP</sub> = 1 A, I/O Pin to GND (8 x 20 μs pulse)	- 1 A, I/O Pin to GND (8 x 20 μs pulse)		10	V
Clamping Voltage (Note 2)	V <sub>C</sub>	IEC61000-4-2, ±8 kV Contact	See	Figures 1 a	nd 2	V
Clamping Voltage TLP (Note 3) See Figures 6 through 9	V <sub>C</sub>	Ipp = ±8 A Ipp = ±16 A		14.6 20.5		
Junction Capacitance	CJ	V <sub>R</sub> = 0 V, f = 1 MHz between I/O Pins and GND	= 0 V, f = 1 MHz between I/O Pins and GND 0.15		0.20	pF
Junction Capacitance Difference	ΔCJ	V <sub>R</sub> = 0 V, f = 1 MHz between I/O Pins and GND 0.03			pF	

- 1. Surge current waveform per Figure 5.
- 2. For test procedure see Figures 3 and 4 and application note AND8307/D.
- 3. ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions:  $Z_0 = 50 \Omega$ ,  $t_p = 100$  ns,  $t_r = 4$  ns, averaging window;  $t_1 = 30$  ns to  $t_2 = 60$  ns.



0 -10-20 VOLTAGE (V) -30 -40 -50 -60 -70 -80 -90 -100 -20 0 20 40 60 100 120 140 TIME (ns)

Figure 1. IEC61000-4-2 +8 KV Contact Clamping Voltage

Figure 2. IEC61000-4-2 -8 KV Contact Clamping Voltage

#### IEC 61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

# **ESD Voltage Clamping**

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D and AND8308/D.




Figure 5. 8 X 20 μs Pulse Waveform




Figure 6. Positive TLP I-V Curve




Figure 7. Negative TLP I-V Curve

# Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 8. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 9 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 8. Simplified Schematic of a Typical TLP System




Figure 9. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms




Figure 10. USB3.0 Eye Diagram with and without ESD7016, 5 Gb/s





Figure 11. ESD7016 Insertion Loss






Figure 12. USB3.0 Type A Connector Layout Diagrams





Figure 13. USB3.0 Micro B Connector Layout Diagram

#### **PACKAGE DIMENSIONS**

## UDFN8, 3.3x1.0, 0.4P CASE 517CB ISSUE O



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Phone: 81-3-5817-1050