## MC100E241

## 5V ECL 8-Bit Scannable Register

## Description

The MC100E241 is an 8-bit shiftable register. Unlike a standard universal shift register such as the E141, the E241 features internal data feedback organized so that the SHIFT control overrides the HOLD/LOAD control. This enables the normal operations of HOLD and LOAD to be toggled with a single control line without the need for external gating. It also enables switching to scan mode with the single SHIFT control line.

The eight inputs $\mathrm{D}_{0}-\mathrm{D}_{7}$ accept parallel input data, while $\mathrm{S}-\mathrm{IN}$ accepts serial input data when in shift mode. Data is accepted a set-up time before the positive-going edge of CLK; shifting is also accomplished on the positive clock edge. A HIGH on the Master Reset pin (MR) asynchronously resets all the registers to zero.

The 100 Series contains temperature compensation.

## Features

- SHIFT overrides HOLD/LOAD Control
- 1000 ps Max. CLK to Q
- Asynchronous Master Reset
- Pin-Compatible with E141
- PECL Mode Operating Range: $V \mathrm{VCC}=4.2 \mathrm{~V}$ to 5.7 V
with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- NECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to -5.7 V
- Internal Input $50 \mathrm{k} \Omega$ Pulldown Resistors
- ESD Protection: Human Body Model; > 1 kV , Machine Model; > 75 V
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level:

$$
\begin{aligned}
& \mathrm{Pb}=1 \\
& \mathrm{~Pb}-\text { Free }=3
\end{aligned}
$$

For Additional Information, see Application Note AND8003/D

- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count $=529$ devices
- $\mathrm{Pb}-$ Free Packages are Available*

ON Semiconductor ${ }^{\text {® }}$
http://onsemi.com

PLCC-28 FN SUFFIX CASE 776

*For additional marking information, refer to Application Note AND8002/D.

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.


[^0]

* All $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CCO}}$ pins are tied together on the die.

Warning: All $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CCO}}$, and $\mathrm{V}_{\mathrm{EE}}$ pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Pinout Assignment


Figure 2. Logic Diagram

Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
| :--- | :--- |
|  | $\mathrm{D}_{0}-\mathrm{D}_{7}$ |
| $S_{-I N}$ | ECL Parallel Date Inputs |
| SELO | ECL Serial Data Inputs |
| SEL1 | ECL SHIFT Control |
| CLK | ECL HOLD/LOAD Control |
| $M R$ | ECL Clock |
| $Q_{0}-Q_{7}$ | ECL Master Reset |
| $V_{C C}, V_{C C O}$ | ECL Data Outputs |
| $V_{E E}$ | Positive Supply |
| NC | Negative Supply |

Table 2. FUNCTION TABLE

| MR | SEL0 | SEL1 | Function |
| :---: | :---: | :---: | :--- |
| 1 | X | X | Outputs LOW |
| 0 | 1 | X | Shift Data |
| 0 | 0 | 1 | Hold Data |
| 0 | 0 | 0 | Load Data |

X = Don't Care

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | PECL Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 8 | V |
| $\mathrm{V}_{\mathrm{EE}}$ | NECL Mode Power Supply | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | -8 | V |
| $\mathrm{V}_{1}$ | PECL Mode Input Voltage NECL Mode Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{I}} \geq \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | $\begin{gathered} \hline 6 \\ -6 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \end{gathered}$ |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature Range |  |  | 0 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{array}{\|l\|} \hline 0 \text { Ifpm } \\ 500 \text { Ifpm } \end{array}$ | $\begin{aligned} & \text { PLCC-28 } \\ & \text { PLCC-28 } \end{aligned}$ | $\begin{aligned} & \hline 63.5 \\ & 43.5 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | PLCC-28 | 22 to 26 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave SolderPb <br> $\mathrm{Pb}-\mathrm{Free}$ |  |  | $\begin{aligned} & 265 \\ & 265 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 4. 100E SERIES PECL DC CHARACTERISTICS $\mathrm{V}_{\mathrm{CCx}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0.0 \mathrm{~V}$ (Note 1)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {Ee }}$ | Power Supply Current |  | 125 | 150 |  | 125 | 150 |  | 144 | 173 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 3975 | 4050 | 4120 | 3975 | 4050 | 4120 | 3975 | 4050 | 4120 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 2) | 3190 | 3295 | 3380 | 3190 | 3255 | 3380 | 3190 | 3260 | 3380 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage / N | 3835 | 3975 | 4120 | 3835 | 3975 | 4120 | 3835 | 3975 | 4120 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 3190 | 3355 | 3525 | 3190 | 3355 | 3525 | 3190 | 3355 | 3525 | mV |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | 0.5 | 0.3 |  | 0.5 | 0.25 |  | 0.5 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

Table 5. 100E SERIES NECL DC CHARACTERISTICS $\mathrm{V}_{\mathrm{CCx}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 3)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 125 | 150 |  | 125 | 150 |  | 144 | 173 | mA |
| $\mathrm{V}_{\text {OH }}$ | Output HIGH Voltage | -1025 | -950 | -880 | -1025 | -950 | -880 | -1025 | -950 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | -1810 | -1705 | -1620 | -1810 | -1745 | -1620 | -1810 | -1740 | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | -1165 | -1025 | -880 | -1165 | -1025 | -880 | -1165 | -1025 | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | -1810 | -1645 | -1475 | -1810 | -1645 | -1475 | -1810 | -1645 | -1475 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | 0.5 | 0.3 |  | 0.5 | 0.25 |  | 0.5 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
3. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
4. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

Table 6. AC CHARACTERISTICS $\mathrm{V}_{\mathrm{CCx}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CCx}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 5)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Toggle Frequency |  | 900 |  |  | 900 |  |  | 900 |  | GHz |
| $\mathrm{f}_{\text {SHIFT }}$ | Max. Shift Frequency | 700 | 900 |  | 700 | 900 |  | 700 | 900 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay to Output |  |  |  |  |  |  |  |  |  | ps |
|  | CLK | 625 | 750 | 975 | 625 | 750 | 975 | 625 | 750 | 975 |  |
|  | MR | 600 | 725 | 975 | 600 | 725 | 975 | 600 | 725 | 975 |  |
| $\mathrm{t}_{\text {s }}$ | Setup Time |  |  |  |  |  |  |  |  |  | ps |
|  |  | 175 | 25 |  | 175 | 25 |  | 175 | 25 |  |  |
|  |  | 350 | 200 |  | 350 | 200 |  | 350 | 200 |  |  |
|  |  | 400 | 250 |  | 400 | 250 |  | 400 | 250 |  |  |
|  |  | 125 | -100 |  | 125 | -100 |  | 125 | -100 |  |  |
| $t_{\text {h }}$ |  |  |  |  |  |  |  |  |  |  | ps |
|  |  | 200 | -25 |  | 200 | -25 |  | 200 | -25 |  |  |
|  |  | 100 | -200 |  | 100 | -200 |  | 100 | -200 |  |  |
|  |  | 50 | -250 |  | 50 | -250 |  | 50 | -250 |  |  |
|  |  | 300 | 100 |  | 300 | 100 |  | 300 | 100 |  |  |
| $\mathrm{t}_{\mathrm{RR}}$ | Reset Recovery Time | 900 | 600 |  | 900 | 600 |  | 900 | 600 |  | ps |
| $t_{\text {PW }}$ | Minimum Pulse Width |  |  |  |  |  |  |  |  |  | ps |
|  | CLK, MR | 400 |  |  | 400 |  |  | 400 |  |  |  |
| tskEW | Within-Device Skew (Note 6) |  | 60 |  |  | 60 |  |  | 60 |  | ps |
| $\mathrm{t}_{\text {IITTER }}$ | Random Clock Jitter (RMS) |  |  |  |  |  |  |  | < 1 |  | ps |
| $\mathrm{t}_{\mathrm{r}}$ | Rise/Fall Times(20-80\%) |  |  |  |  |  |  |  |  |  | ps |
| $\mathrm{t}_{\mathrm{f}}$ |  | 300 | 525 | 800 | 300 | 525 | 800 | 300 | 525 | 800 |  |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
5. 100 Series: $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
6. Within-device skew is defined as identical transitions on similar paths through a device.


Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :--- | :---: |
| MC100E241FN | PLCC-28 | 37 Units / Rail |
| MC100E241FNG | PLCC-28 <br> (Pb-Free) | 37 Units / Rail |
| MC100E241FNR2 | PLCC-28 | $500 /$ Tape \& Reel |
| MC100E241FNR2G | PLCC-28 <br> (Pb-Free) | $500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes
AN1405/D - ECL Clock Distribution Techniques
AN1406/D - Designing with PECL (ECL at +5.0 V)
AN1503/D - ECLinPS $^{\text {m }}$ I/O SPiCE Modeling Kit
AN1504/D - Metastability and the ECLinPS Family $^{\text {AN1568/D }}-$ Interfacing Between LVDS and ECL
AN1672/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design
AND8002/D - Marking and Date Codes
AND8020/D - Termination of ECL Logic Devices
AND8066/D - Interfacing with ECLinPS
AND8090/D - AC Characteristics of ECL Devices

## MC100E241

## PACKAGE DIMENSIONS

PLCC-28
FN SUFFIX
PLASTIC PLCC PACKAGE
CASE 776-02
ISSUE E


NOTES:

1. DATUMS -L-,-M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE. . DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE
2. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982 .
CONTROLLING DIMENSION: INCH
4. TONTROLLING DIMENSION: INCH.

THE PACKAGE BOTTOM BY UP TO 0.012 ( 0.300 ). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY
7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION ORINTRUSION THE DAMBAR PROTRUSIONS SHAL NOT CAUSE THEH DIMENSION TO BE GREATER THAN 0.037 DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SH
NOT CAUSE THE HIMENSION TO BE NOT CAUSE THE H DIMENSIO
SMALLER THAN $0.025(0.635)$.

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.485 | 0.495 | 12.32 | 12.57 |
| B | 0.485 | 0.495 | 12.32 | 12.57 |
| C | 0.165 | 0.180 | 4.20 | 4.57 |
| E | 0.090 | 0.11 | 2.29 | 2.79 |
| F | 0.013 | 0.019 | 0.33 | 0.48 |
| G | 0.050 BSC |  | 1.27 BSC |  |
| H | 0.026 | 0.032 | 0.66 | 0.81 |
| J | 0.020 | --- | 0.51 |  |
| K | 0.025 | --- | 0.64 |  |
| R | 0.450 | 0.456 | 11.43 | 11.58 |
| U | 0.450 | 0.456 | 11.43 | 11.58 |
| V | 0.042 | 0.048 | 1.07 | 1.21 |
| W | 0.042 | 0.048 | 1.07 | 1.21 |
| X | 0.042 | 0.056 | 1.07 | 1.42 |
| Y | --- | 0.020 | --- | 0.50 |
| Z | $2^{\circ}$ | $10^{\circ}$ | $2^{\circ}$ | $10^{\circ}$ |
| G1 | 0.410 | 0.430 | 10.42 | 10.92 |
| K1 | 0.0 |  | 1.02 |  |

## unw. BDTI C. com/ON

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).
ON Semiconductor and 01 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

