Quad Analog Switch/ Multiplexer/Demultiplexer

High-Performance Silicon-Gate CMOS

The MC74HC4066A utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power-supply range (from $V_{\rm CC}$ to GND).

The HC4066A is identical in pinout to the metal–gate CMOS MC14016 and MC14066. Each device has four independent switches. The device has been designed so the ON resistances (R_{ON}) are more linear over input voltage than R_{ON} of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. For analog switches with voltage-level translators, see the HC4316A.

Features


- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on A.I. In put // Output
- Wide Power-S p ly W Itage Range (Vec CND) = 2.0 to 20 V
- Analog Input Voltage Range $(V_{CC} GND) = 2.0 \text{ to } 12.0 \text{ V}$
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise
- Chip Complexity: 44 FETs or 11 Equivalent Gates
- Pb–Free Packages are Available



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS





SOIC-14 D SUFFIX CASE 751A






TSSCP 14 DT SUFFIX CASE 948G





SOEIAJ-14 F SUFFIX CASE 965




A = Assembly Location

L, WL = Wafer Lot
 Y, YY = Year
 W, WW = Work Week
 G or = Pb-Free Package

(Note: Microdot may be in either location)


ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.



FUNCTION TABLE

On/Off Control Input	State of Analog Switch		
L	Off		
Н	On		



ANALOG INPUTS/OUTPUTS = X_A , X_B , X_C , X_D PIN 14 = V_{CC} PIN 7 = GND

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HC4066AN	PDIP-14	
MC74HC4066ANG	PDIP-14 (Pb-Free)	25 Units / Rail
MC74HC4066AD MC74HC4066ADC	SOIC 4 (Pb-Free)	Office Atail
MC74HC4066ADR2	SOIC-14	
MC74HC4066ADR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC74HC4066ADTR2	TSSOP-14*	
MC74HC4066ADTR2G	TSSOP-14*	
MC74HC4066AFEL	SOEIAJ-14	
MC74HC4066AFELG	SOEIAJ-14 (Pb-Free)	2000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently Pb–Free.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a

properly terminated line or bus.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	- 0.5 to + 14.0	V
V _{IS}	Analog Input Voltage (Referenced to GND)	- 0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	- 0.5 to V _{CC} + 0.5	V
ı	DC Current Into or Out of Any Pin	± 25	mA
P _D	Power Dissipation in Still Air, Plastic DIP† EIAJ/SOIC Package† TSSOP Package†	750 500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package)	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

EIAJ/SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)		2.0	12.0	V
V _{IS}	Analog Input Voltage (Referenced to GND)		GND	V _{CC}	V
V _{in}	Digital Input Voltage (Referenced to GND)		GND	V _{CC}	V
V _{IO} *	Static or Dynamic Yoltage Across Sw tc ı		OOM	.2	V
T _A	Operatir () Tem (erature All Package y es	U.		11	°C
t _r , t _f	Input Rise and Fall Time, ON/OFF Control				ns
	Inputs (Figure 10)	$V_{CC} = 2.0 \text{ V}$	0	1000	
		$V_{CC} = 3.0 \text{ V}$	0	600	
		$V_{CC} = 4.5 \text{ V}$	0	500	
		$V_{CC} = 9.0 \text{ V}$	0	400	
		$V_{CC} = 12.0 \text{ V}$	0	250	

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V _{CC}	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Voltage ON/OFF Control Inputs	R _{on} = Per Spec	2.0 3.0 4.5 9.0 12.0	1.5 2.1 3.15 6.3 8.4	1.5 2.1 3.15 6.3 8.4	1.5 2.1 3.15 6.3 8.4	V
V _{IL}	Maximum Low-Level Voltage ON/OFF Control Inputs	R _{on} = Per Spec	2.0 3.0 4.5 9.0 12.0	0.5 0.9 1.35 2.7 3.6	0.5 0.9 1.35 2.7 3.6	0.5 0.9 1.35 2.7 3.6	V
l _{in}	Maximum Input Leakage Current ON/OFF Control Inputs	V _{in} = V _{CC} or GND	12.0	± 0.1	± 1.0	± 1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND V _{IO} = 0 V	6.0 12.0	2 4	20 40	40 160	μΑ

NOTE: Information on typical parametric values can be found in the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V _{CC} V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R _{on}	Maximum "ON" Resistance	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ to GND} \\ &I_{S} \leq 2.0 \text{ mA (Figures 1, 2)} \end{aligned}$	2.0† 3.0† 4.5 9.0 12.0	- 120 70 70	- 160 85 85	- 200 100 100	Ω
		$\begin{split} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ or GND} \\ &(\text{Endpoints}) \\ &I_{S} \leq 2.0 \text{ mA (Figures 1, 2)} \end{split}$	2.0 3.0 4.5 9.0 12.0	- - 70 50 50	- - 85 60 60	- 120 80 80	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{in} = V_{IH}$ $V_{IS} = 1/2 (V_{CC} - GND)$ $I_{S} \le 2.0 \text{ mA}$	2.0 4.5 9.0 12.0	- 20 15 15	- 25 20 20	- 30 25 25	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL}$ $V_{IO} = V_{CC}$ or GND Switch Off (Figure 3)	12.0	0.1	0.5	1.0	μΑ
I _{on}	Maximum On-Channel Leakage Current, Any One Channel	$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or GND (Figure 4)	12.0	0.1	0.5	1.0	μΑ

[†]At supply voltage (V_{CC}) approaching 3 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

NOTE: Information on typical parametric values can be found in the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, ON/OFF Control Inputs: $t_r = t_f = 6 \text{ ns}$)

	VA/VA/VA/ DITT		Gy Gy	ara itee d 📭	m t	•
Symbol	WWW DUIL U	V _C C	- 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{PLH} ,	Maximum Propagation Delay, Analog Input to Analog Output	2.0	40	50	60	ns
t_PHL	(Figures 8 and 9)	3.0	30	40	50	
		4.5	10	13	15	
		9.0	10	13	15	
		12.0	10	13	15	
t _{PLZ} ,	Maximum Propagation Delay, ON/OFF Control to Analog Output	2.0	80	90	110	ns
t_{PHZ}	(Figures 10 and 11)	3.0	60	70	80	
		4.5	30	38	45	
		9.0	25	28	30	
		12.0	25	28	30	
t _{PZL} ,	Maximum Propagation Delay, ON/OFF Control to Analog Output	2.0	80	90	100	ns
t_{PZH}	(Figures 10 and 1 1)	3.0	45	50	60	
		4.5	25	32	37	
		9.0	25	32	37	
		12.0	25	32	37	
С	Maximum Capacitance ON/OFF Control Inpu	t –	10	10	10	pF
	Control Input = GNE)				
	Analog I/C	_	35	35	35	
	Feedthrough	ı –	1.0	1.0	1.0	

NOTES:

- 1. For propagation delays with loads other than 50 pF, see the ON Semiconductor High-Speed CMOS Data Book (DL129/D).
- 2. Information on typical parametric values can be found in the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V _{CC} = 5.0 V	
C _{PD}	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF

^{*}Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$. For load considerations, see the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	V _{CC}	Limit* 25°C 54/74HC	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{split} f_{in} &= 1 \text{ MHz Sine Wave} \\ &\text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ &\text{Increase } f_{in} \text{ Frequency Until dB Meter Reads} - 3 \text{ dB} \\ &R_L = 50 \Omega, C_L = 10 \text{ pF} \end{split}$	4.5 9.0 12.0	150 160 160	MHz
-	Off-Channel Feedthrough Isolation (Figure 6)	$\begin{split} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} & \text{Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \end{split}$	4.5 9.0 12.0	- 50 - 50 - 50	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 9.0 12.0	- 40 - 40 - 40	
_	Feedthrough Noise, Control to Switch (Figure 7)	$\begin{split} V_{in} & \leq \text{ 1 MHz Square Wave } (t_r = t_f = 6 \text{ ns}) \\ \text{Adjust R}_L & \text{ at Setup so that I}_S = 0 \text{ A} \\ & \text{R}_L = 600 \ \Omega, \ C_L = 50 \text{ pF} \end{split}$	4.5 9.0 12.0	60 130 200	mV_PP
		R_L = 10 kΩ, C_L = 10 pF	4.5 9.0 12.0	30 65 100	
_	Crosstalk Between Any Two Switches (Figure 12)	$\begin{split} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} & \text{Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \Omega, \text{ C}_{L} = 50 \text{ pF} \end{split}$	4.5 9.0 12.0	- 70 - 70 - 70	dB
		f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF	4.5 9.0 12.0	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$f_{in} = 1 \text{ kHz, } R_L = 10 \text{ k}\Omega, \ C_L = 50 \text{ pF}$ $\text{THD} = \text{THD}_{Me} \text{ sured} = \text{THD}_{Source}$ $V_{IS} = 40 \text{ V}, \text{ sine wave}$ $V_{IS} = 8.0 \text{ Vpp sine wave}$ $V_{IS} = 11.0 \text{ C, sine wav}$	4.5 9.0	0.10 0.06 0.04	%

^{*}Guaranteed limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, V_{CC} = 2.0 V




Figure 1b. Typical On Resistance, V_{CC} = 3.0 V





Figure 1c. Typical On Resistance, V_{CC} = 4.5 V



V_{is}, INPUT VOLTAGE (VOLTS), REFERENCED TO GROUND

Figure 1d. Typical On Resistance, V_{CC} = 6.0 V




Figure 1e. Typical On Resistance, V_{CC} = 9.0 V




Figure 1f. Typical On Resistance, V_{CC} = 12.0 V




Figure 2. On Resistance Test Set-Up






Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up

Figure 4. Maximum On Channel Leakage Current, Test Set-Up



*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up





Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up

Figure 8. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up




Figure 10. Propagation Delay, ON/OFF Control to Analog Out




Figure 11. Propagation Delay Test Set-Up

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up





Figure 13. Power Dissipation Capacitance
Test Set-Up



*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

APPLICATION INFORMATION

The ON/OFF Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked–up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{GC} and GND. The positive peak analog voltage should not exceed V_{GC} . Similarly, the legs tive peak analog voltage should not go below GND. In the example

below, the difference between V_{CC} and GND is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (MosorbTM is an acronym for high current surge protectors). Acrosby a cofast turn-on devices ideally suited for precise DC intection with no otherent wear out mechanism.




Figure 16. 12 V Application





Figure 17. Transient Suppressor Application



a. Using Pull-Up Resistors

b. Using HCT Buffer

Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. TTL/NMOS-to-CMOS Level Converter Analog Signal Peak-to-Peak Greater than 5 V (Also see HC4316A)





Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier

PACKAGE DIMENSIONS

PDIP-14 CASE 646-06 **ISSUE P**



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEADS WHEN
- FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.


 5. ROUNDED CORNERS OPTIONAL.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.715	0.770	18.16	19.56	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
F	0.040	0.070	1.02	1.78	
G	0.100 BSC		2.54	BSC	
Н	0.052	0.095	1.32	2.41	
J	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
L	0.290	0.310	7.37	7.87	
М		10 °	10		
N	0.015	0.039	0.38	1.01	

www.BDTIC.com/ON

PACKAGE DIMENSIONS

SOIC-14 CASE 751A-03 **ISSUE H**




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PEH SIDE.
 5. DIMENSION D DOES NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.127
 (0.005) TOTAL IN EXCESS OF THE D
 DIMENSION AT MAXIMUM MATERIAL
 CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7 °
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS


^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-14 CASE 948G-01 ISSUE B




SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOEIAJ-14 CASE 965-01 **ISSUE A**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE
 MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS IN		INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.10	0.20	0.004	0.008
D	9.90	10.50	0.390	0.413
E	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050	BSC
HE	7.40	8.20	0.291	0.323
0.50	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	- 0°	10°	_0 °	10°
Q ₁	0.0	0.	.028	0.035
z		1 2		0.056

www.BDTIC.com/UN

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative