# 2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential CML Outputs

# Multi-Level Inputs w/ Internal Termination

The NB6L295M is a Dual Channel Programmable Delay Chip designed primarily for Clock or Data de-skewing and timing adjustment. The NB6L295M is versatile in that two individual variable delay channels, PD0 and PD1, can be configured in one of two operating modes, a Dual Delay or an Extended Delay.

In the Dual Delay Mode, each channel has a programmable delay section which is designed using a matrix of gates and a chain of multiplexers. There is a fixed minimum delay of 3.2 ns per channel.

The Extended Delay Mode amounts to the additive delay of PD0 plus PD1 and is accomplished with the Serial Data Interface MSEL bit set High. This will internally cascade the output of PD0 into the input of PD1. Therefore, the Extended Delay path starts at the IN0/ $\overline{\text{IN0}}$  inputs, flows through PD0, cascades to the PD1 and outputs through Q1/ $\overline{\text{Q1}}$ . There is a fixed minimum delay of 6.0 ns for the Extended Delay Mode.

The required delay is accomplished by programming each delay channel via a 3-pin Serial Data Interfree, described in the application section. The digitally silectable delay has an interest entresolution of typically 11 as vittablet programmable delay and of einer 0 ns to 6 ns per channel in Dual Delay Mode; or from 0 ns to 11.2 ns for the Extended Delay Mode.

The Multi-Level Inputs can be driven directly by differential LVPECL, LVDS or CML logic levels; or by single ended LVPECL, LVCMOS or LVTTL. A single enable pin is available to control both inputs. The SDI input pins are controlled by LVCMOS or LVTTL level signals. The NB6L295M 16 mA CML output contains temperature compensation circuitry. This device is offered in a 4 mm x 4 mm 24-pin QFN Pb-free package. The NB6L295M is a member of the ECLinPS MAX<sup>TM</sup> family of high performance products.

- Input Clock Frequency > 1.5 GHz with 210 mV VOUTPP
- Input Data Rate > 2.5 Gb/s
- Programmable Delay Range: 0 ns to 6 ns per Delay Channel
- Programmable Delay Range: 0 ns to 11.2 ns for Extended Delay Mode
- Total Delay Range: 3.2 ns to 8.5 ns per Delay Channel
- Total Delay Range: 6.2 ns to 16.6 ns in Extended Delay Mode
- Monotonic Delay: 11 ps Increments in 511 Steps
- Linearity ± 20 ps, Maximum
- 100 ps Typical Rise and Fall Times



# ON Semiconductor®

http://onsemi.com

### MARKING DIAGRAM\*

24 1

QFN-24 MN SUFFIX CASE 485L 24 O NB6L 295M ALYW

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week ■ Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

See detailed ordering and stripping information in the package dimensions section on page 12 of this cata's neet.

- 2.4 ps Typical Clock Jitter, RMS
- 20 ps Pk-Pk Typical Data Dependent Jitter
- LVPECL, CML or LVDS Differential Input Compatible
- LVPECL, LVCMOS, LVTTL Single Ended Input Compatible
- 3-Wire Serial Interface
- Operating Range:  $V_{CC} = 2.375 \text{ V}$  to 3.6 V
- CML Output Level; 380 mV Peak-to-Peak, Typical
- Internal 50 Ω Input/Output Termination Provided
- -40°C to 85°C Ambient Operating Temperature
- 24-Pin QFN, 4 mm x 4 mm
- These are Pb-Free Devices




Figure 1. Simplified Functional Block Diagram




Figure 2. Pinout: QFN-24 (Top View)

#### **Table 1. PIN DESCRIPTION**

Pin	Name	I/O	Description
1	VCC	Power Supply	Positive Supply Voltage for the Inputs and Core Logic
2	ĒN	LVCMOS/LVTTL Input	Input Enable/ Disable for both PD0 and PD1. LOW for enable, HIGH for disable, Open Pin Default state LOW (37 k $\Omega$ Pulldown Resistor).
3	SLOAD	LVCMOS/LVTTL Input	Serial Load; This pin loads the configuration latches with the contents of the shift register. The latches will be transparent when this signal is HIGH; thus, the data must be stable on the HIGH-to-LOW transition of S_LOAD for proper operation. Open Pin Default state LOW (37 $k\Omega$ Pulldown Resistor).
4	SDIN	LVCMOS/LVTTL Input	Serial Data In; This pin acts as the data input to the serial configuration shift register. Open Pin Default state LOW (37 k $\Omega$ Pulldown Resistor).
5	SCLK	LYCMOS/LYTTL Inpi t	Serial Clock In; in serves to clock the cerial configuration (hift 120 kter Data from 3DIN is a impled on the rising edge Open Pin Le ault state LO'V (37 k 2 Pt Idown Resistor)
6	VCC	Power Supply	Positive Supply Voltage for the Inputs and Core Logic
7	VT1		Internal 50 $\Omega$ Termination Pin for IN1.
8	IN1	LVPECL, CML, LVDS Input	Noninverted differential input. Note 1. Channel 1.
9	ĪN1	LVPECL, CML, LVDS Input	Inverted differential input. Note 1. Channel 1.
10	VT1		Internal 50 $\Omega$ Termination Pin for $\overline{\text{IN1}}$
11	GND	Power Supply	Negative Power Supply
12	VCC1	Power Supply	Positive Supply Voltage for the Q1/Q1 outputs, channel PD1
13	Q1	CML Output	Inverted Differential Output. Channel 1. Typically terminated with 50 $\Omega$ resistor to $V_{\text{CC1}}$
14	Q1	CML Output	Noninverted Differential Output. Channel 1. Typically terminated with 50 $\Omega$ resistor to $V_{\text{CC1}}$
15	VCC1	Power Supply	Positive Supply Voltage for the Q1/Q1 outputs, channel PD1
16	VCC0	Power Supply	Positive Supply Voltage for the Q0/Q0 outputs, channel PD0
17	Q0	CML Output	Inverted Differential Output. Channel 0. Typically terminated with 50 $\Omega$ resistor to $V_{CC0}$
18	Q0	CML Output	Noninverted Differential Output. Channel 0. Typically terminated with 50 $\Omega$ resistor to $V_{CC0}$
19	VCC0	Power Supply	Positive Supply Voltage for the Q0/Q0 outputs, channel PD0
20	GND	Power Supply	Negative Power Supply
21	VT0		Internal 50 $\Omega$ Termination Pin for $\overline{\text{INO}}$
22	ĪN0	LVPECL, CML, LVDS Input	Noninverted differential input. Note 1. Channel 0.
23	IN0	LVPECL, CML, LVDS Input	Inverted differential input. Note 1. Channel 0.
24	VT0		Internal 50 $\Omega$ Termination Pin for IN0
-	EP	Ground	The Exposed Pad (EP) on the QFN-24 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to GND and must be connected to GND on the PC board.

<sup>1.</sup> In the differential configuration when the input termination pin (VTx/VTx) are connected to a common termination voltage or left open, and if no signal is applied on INx/INx input then the device will be susceptible to self-oscillation.

<sup>2.</sup> All VCC, VCC0 and VCC1 Pins must be externally connected to the same power supply for proper operation. Both VCC0s are connected to each other and both VCC1s are connected to each other: VCC0 and VCC1 are separate.

**Table 2. ATTRIBUTES** 

Characteris	stics	Value					
Input Default State Resistors		37 kΩ					
ESD Protection	Human Body Model Machine Model	> 2 kV > 100V					
Moisture Sensitivity (Note 3)	QFN-24	Level 1					
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in					
Transistor Count	3094						
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test							

<sup>3.</sup> For additional information, see Application Note AND8003/D.

**Table 3. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub> , V <sub>CC0</sub> , V <sub>CC1</sub>	Positive Power Supply	GND = 0 V		4.0	V
V <sub>IO</sub>	Positive Input/Output Voltage	GND = 0 V	$-0.5 \le V_{IO} \le V_{CC} + 0.5$	4.5	V
V <sub>INPP</sub>	Differential Input Voltage  INx - INx			V <sub>CC</sub> - GND	V
I <sub>IN</sub>	Input Current Through R <sub>T</sub> (50 $\Omega$ Resistor)			±50	mA
I <sub>OUT</sub>	Output Current Through R <sub>T</sub> (50 Ω Resistor)			±50	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θ <sub>JA</sub>	Thermal Resistance (Junction-to-Ambient) (Note 4)	0 lfpm 500 lfpm	QFN-24 QFN-24	37 32	°C/W
θ <sub>JC</sub> T <sub>sol</sub>	The main Resistence (Junction to -Case)  Wave Sulder Pu-Free	(Note 4)	QFN 24	1 265	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

<sup>4.</sup> JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS, MULTI-LEVEL INPUTS  $V_{CC} = V_{CC0} = V_{CC1} = 2.375 \text{ V}$  to 3.6 V, GND = 0 V,  $T_A = -40^{\circ}\text{C}$  to +85°C

Symbol	Characteristic	Min	Тур	Max	Unit
POWER	SUPPLY CURRENT				
I <sub>CC</sub>	Power Supply Current (Inputs, $V_{TX}$ and Outputs Open) (Sum of $I_{CC}$ , $I_{CC0}$ , and $I_{CC1}$ )		170	215	mA
CML OU	TPUTS (Notes 5 and 6, Figure 22)		•		
V <sub>OH</sub>	Output HIGH Voltage $ \begin{array}{c} V_{CC} = V_{CC0} = V_{CC1} = 3.3 \ V \\ V_{CC} = V_{CC0} = V_{CC1} = 2.5 \ V \end{array} $	V <sub>CC</sub> - 40 3260 2460	V <sub>CC</sub> - 10 3290 2490	V <sub>CC</sub> 3300 2500	mV
V <sub>OL</sub>	Output LOW Voltage $ \begin{array}{c} V_{CC} = V_{CC0} = V_{CC1} = 3.3 \ V \\ V_{CC} = V_{CC0} = V_{CC1} = 2.5 \ V \end{array} $	V <sub>CC</sub> - 500 2800 2000	V <sub>CC</sub> - 400 2900 2100	V <sub>CC</sub> - 300 3000 2200	mV
DIFFERE	ENTIAL INPUT DRIVEN SINGLE-ENDED (see Figures 11 and 12) (Note 7	7)			
$V_{th}$	Input Threshold Reference Voltage Range	1050		V <sub>CC</sub> - 150	mV
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	V <sub>th</sub> +150		V <sub>CC</sub>	mV
$V_{IL}$	Single-Ended Input LOW Voltage	GND		V <sub>th</sub> - 150	mV
$V_{ISE}$	Single-Ended Input Voltage Amplitude (V <sub>IH</sub> - V <sub>IL</sub> )	300		V <sub>CC</sub> - GND	mV
DIFFERE	ENTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figures 13 and 14) (No	te 8)			
$V_{IHD}$	Differential Input HIGH Voltage	1200		V <sub>CC</sub>	mV
$V_{\text{ILD}}$	Differential Input LOW Voltage	GND		V <sub>CC</sub> - 150	mV
$V_{\text{ID}}$	Differential Input Voltage Swing (INx, INx) (V <sub>IHD</sub> - V <sub>ILD</sub> )	150		V <sub>CC</sub> - GND	mV
$V_{CMR}$	Input Common Mode Range (Differential Configuration) (Note 9)	950		V <sub>CC</sub> – 75	mV
I <sub>IH</sub>	Input HIGH Current INx/INX, (177. VT. Ope)	-150	/	150	μΑ
I <sub>IL</sub>	In our L D W our or all /INX, (V TO Ope )  ENLIEU LV A OS A TIL CON DS LLIDOTS	-150	<b>M/</b>	154	μΑ
V <sub>IH</sub>	Single-Ended Input HIGH Voltage	2000	T	V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-Ended Input LOW Voltage	GND		800	mV
I <sub>IH</sub>	Input HIGH Current	-150		150	μΑ
I <sub>IL</sub>	Input LOW Current	-150		150	μΑ
	ATION RESISTORS	1	1	1	<u> </u>
R <sub>TIN</sub>	Internal Input Termination Resistor	40	50	60	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor	40	50	60	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. CML outputs loaded with 50 Ω to V<sub>CC</sub> for proper operation.
  6. Input and output parameters vary 1:1 with V<sub>CC</sub>.
  7. V<sub>th</sub>, V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>ISE</sub> parameters must be complied with simultaneously. V<sub>th</sub> is applied to the complementary input when operating in single-ended mode.
- 8.  $V_{IHD}$ ,  $V_{ILD}$ ,  $V_{ID}$  and  $V_{CMR}$  parameters must be complied with simultaneously.
- 9. V<sub>CMR</sub>(min) varies 1:1 with voltage on GND pin, V<sub>CMR</sub>(max) varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

Table 5. AC CHARACTERISTICS  $V_{CC} = V_{CC0} = V_{CC1} = 2.375 \text{ V}$  to 3.6 V, GND = 0 V,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (Note 10)

Symbol	Characteristic	Min	Тур	Max	Unit
f <sub>SCLK</sub>	Serial Clock Input Frequency, 50% Duty Cycle			20	MHz
V <sub>OUTPP</sub>	Output Voltage Amplitude (@ $V_{INPPmin}$ ) $f_{in} \le 1.5 \text{ GHz}$ (Note 15) (See Figure 23)	210	380		mV
f <sub>DATA</sub>	Maximum Data Rate (Note 14)	2.5			Gb/s
t <sub>Range</sub>	Programmable Delay Range (@ 50 MHz)  Dual Mode IN0/IN0 to Q0/Q0 or IN1/IN1 to Q1/Q1  Extended Mode IN0/IN0 to Q1/Q1	0	5.7 11.2	6.9 13.7	ns
t <sub>SKEW</sub>	Duty Cycle Skew (Note 11) Within Device Skew - Dual Mode $D[8:0] = 0$ $D[8:0] = 1$	0	1 55 67	4 96 170	ps
L <sub>in</sub>	Linearity (Note 12)		± 15	±20	ps
t <sub>s</sub>	Setup Time (@ 20 MHz)  SDIN to SCLK SLOAD to SCLK EN to SDIN	0.5 1.5 0.5	0.3 1.0		ns
t <sub>h</sub>	Hold Time SDIN to SCLK SLOAD to SCLK EN to SLOAD	1.0 1.0 0.5	0.6		ns
t <sub>pwmin</sub>	Minimum Pulse Width SLOAD	1			ns
t <sub>JITTER</sub>	Clock TIE Jitter RMS (Note 13) $f_{in} \le 1.5 \text{ GHz}$ SETMIN Data Dependent Jitter P-P (Note 14) $f_{DATA} \le 2.5 \text{ Gb/s}$ SETMAX		2.4 2	9.0 15	ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 15)	150		V <sub>CC</sub> - GND	mV
t <sub>r,</sub> t <sub>f</sub>	Output Rise/Fall Times (@ 50 MHz), (20% - 20%) Qx-Qx	85	100	150	ps

<sup>10.</sup> Measured by fo c nc V N P in and V<sub>INF</sub> ..., from a 50% duty v cle clock source, CML (nin mix Ω II locding with a 1 xternal R<sub>L</sub> = 50 Ω t V<sub>C</sub>. See Figure 20. Input edge rates 10 p (20% - 80%).

11. Duty cycle see v is measured between "ffeer in output susing the location of the current pv/- and T pw+ @ 05 G Hz.

12. Deviation from a linear delay (actual Min to Max) in the Dual Mode 511 programmable steps; 3.3 V @ 25°C, 400 mV V<sub>INPP</sub>

13. Additive Random CLOCK jitter with 50% duty cycle input clock signal. 1000 WFMS, JIT3 Software.

14. NRZ data at PRBS23 and K28.5. 10,000 WFMS, TDS8000.

 $\textbf{Table 6. AC CHARACTERISTICS} \ \ V_{CC} = V_{CC0} = V_{CC1} = 2.375 \ \ V \ \ to \ 3.6 \ \ V, \ GND = 0 \ \ V, \ T_A = -40 ^{\circ}C \ \ to \ +85 ^{\circ}C \ \ (Note \ 10) = 0 \ \ V_{CC} = V_{CC}$ 

			-40°C			+25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay (@ 50 MHz) Dual Mode $INx \text{ to } Qx / \overline{INx} \text{ to } \overline{Qx}$ $D[8:0] = 0$ $D[8:0] = 1$ Extended Mode $INx \text{ to } Qx / \overline{INx} \text{ to } \overline{Qx}$ $D[8:0] = 0$ $D[8:0] = 0$ $D[8:0] = 1$	2.7 7.2 5.0 14	3.1 8.5 5.9 16.4	3.3 9.1 6.5 17.7	2.8 7.4 5.2 14.4	3.2 8.5 6.2 16.6	3.5 9.6 6.6 18.7	3.1 8.6 5.9 17	3.4 9.3 6.6 19	3.8 10.7 7.3 21	ns
Δt	Step Delay (Selected D Bit HIGH All Others LOW) D0 HIGH D1 HIGH D2 HIGH D3 HIGH D4 HIGH D5 HIGH D6 HIGH D7 HIGH D7 HIGH D8 HIGH					8.4 16.4 41.2 85 178 360 722 1448 2903			12.4 25.1 58.3 108 210 405 796 1579 3143		ns

<sup>15.</sup> Input and output voltage swing is a single-ended measurement operating in differential mode.

#### **Serial Data Interface Programming**

The NB6L295M is programmed by loading the 11-Bit SHIFT REGISTER using the SCLK, SDATA and SLOAD inputs. The 11 SDATA bits are 1 PSEL bit, 1 MSEL bit and 9 delay value data bitsD[8:0]. A separate 11-bit load cycle is required to program the delay data value of each channel, PD0 and PD1. For example, at powerup two load cycles will be needed to initially set PD0 and PD1; Dual Mode Operation as shown in Figures 3 and 4 and Extended Mode Operation as shown in Figures 5 and 6.

#### **DUAL MODE OPERATIONS**

		PD0	Prog	ramm	able [	Delay			Con Bi	trol ts				PD1	Progi	ramm	able E	Delay			Con Bi	itrol ts	
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	Value	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	1	Value
D8	D7	D6	D5	D4	D3	D2	D1	D0	MSEL	PSEL	Bit	D8	D7	D6	D5	D4	D3	D2	D1	D0	MSEL	PSEL	Bit
(MS	B)									(LSB)	Name	(MS	3)									(LSB)	Name

Figure 3. PDO Shift Register

Figure 4. PD1 Shift Register

#### **EXTENDED MODE OPERATIONS**

		PD0	Prog	ramma	able E	Delay			Con Bi	trol ts				PD1	Progr	amma	able D	elay			Con Bi	itrol ts	
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	1	0	Value	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	1	1	Value
D8	D7	D6	D5	D4	D3	D2	D1	D0	MSEL	PSEL	Bit	D8	D7	D6	D5	D4	D3	D2	D1	D0	MSEL	PSEL	Bit
(MS	B)									(LSB)	Name	(MSI	3)									(LSB)	Name

Figure 5. PDO Shift Register

Figure 6. PD1 Shift Register

Refer to Table 7, Channel and Mode Select BIT Functions. In a load cycle, the 11-Bit Shift Register least significant bit (clocked in first) is **PSEL** and will determine which channel delay buffer, either PDO (LOW) or PD1 (HIGH), will latch the delay data value D[8:0]. The **MSEL DT** determine the Delay wade. When set LOW, the Dual I elay Mode is selected and the device uses both channels independently. A pilse edge entering  $\overline{\text{IN}0/\overline{\text{IN}0}}$  if de ayed to 0 ling to the value in 1 D0 and exits from  $\overline{\text{Q0}/\overline{\text{Q0}}}$ . Ay injurisignal pulse edge entering IN  $\overline{\text{I/N}1}$  is d lay d according to the values in PD1 and exits from Q1/ $\overline{\text{Q1}}$ . When MSEL is set HIGH, the Extended Delay Mode is selected and an input signal pulse edge enters IN0 and  $\overline{\text{IN}0}$  and flows through PD0 and is extended through PD1 to exit at Q1 and  $\overline{\text{Q1}}$ . The most significant 9-bits, D[8:0] are delay value data for both channels. See Figure 7.

Table 7. CHANNEL AND MODE SELECT BIT FUNCTIONS

BIT Name	Function							
PSEL	0 Loads Data to PD0							
	1 Loads Data to PD1							
MSEL	0 Selects Dual Programmable Delay Paths, 3.1 ns to 8.8 ns Delay Range for Each Path							
	1 Selects Extended Delay Path from IN0/IN0 to Q1/Q1, 6.0 ns to 17.2 ns Delay Range; Disables Q0/Q0 Outputs, Q0-LOW, Q0-HIGH.							
D[8:0]	Select one of 512 Delay Values							




Figure 7. Serial Data Interface, Shift Register, Data Latch, Programmable Delay Channels

Load Cycle Required for Each Channel

Serial Data nta face Loading

Loading the device hrough the 3 in put Series Dat. Interface SPI) is accumulated by seriding date into the SDIN pin by using the SCLK input pin and latching the data with the SLOAD input pin. The 11-bit SHIFT REGISTER shifts once per rising edge of the SCLK input. The serial input SDIN must meet setup and hold timing as specified in the AC Characteristics section of this document for each bit and clock pulse. The SLOAD line loads the value of the shift register on a LOW-to-HIGH edge transition (transparent state) into a data Latch register and latches the data with a subsequent HIGH-to-LOW edge transition. Further changes in SDIN or SCLK are not recognized by the latched register. The internal multiplexer states are set by the PSEL and MSEL bits in the SHIFT register. Figure 6 shows the timing diagram of a typical load sequence. Input EN should be LOW (enabled) prior to SDI programming, then pulled HIGH (disabled) during programming. After programming, the EN should be returned LOW (enabled) for functional delay operation.




Figure 8. SDI Programming Cycle Timing Diagram (Load Cycle 1 of 2)

Table 8 shows theoretical values of delay capabilities in both the Dual Delay Mode and in the Extended Delay Modes of operation.

Table 8. EXAMPLES OF THEORETICAL DELAY VALUES FOR PD0 AND PD1 IN DUAL MODE

INPUTS:  $INO/\overline{INO}$ ,  $IN1/\overline{IN1}$ , OUTPUTS:  $QO/\overline{QO}$ , Q1,  $\overline{Q1}$ 


		Dual Mode					
PD1 D[8:0]	(Decimal)	PD0 D[8:0]	(Decimal)	MSEL	PD0 Delay* (ps)	PD1 Delay* (ps)	
000000000	(0)	000000000	(0)	0	0	0	
000000000	(0)	00000001	(1)	0	11	0	
000000000	(0)	00000010	(2)	0	22	0	
000000000	(0)	000000011	(3)	0	33	0	
000000000	(0)	000000100	(4)	0	44	0	
000000000	(0)	000000101	(5)	0	55	0	
000000000	(0)	000000110	(6)	0	66	0	
000000000	(0)	000000111	(7)	0	77	0	
000000000	(0)	000001000	(8)	0	88	0	
	•	•	•		•	•	
		•			:	:	
000000000	(0)	000010000	(16)	0	176	0	
00000000	(0)	000100000	(32)	0	352	0	
000000000	(0)	001000000	(64)	0	704	0	
00000000	(0)	111111101	(509)	0	5599	0	
000000000	(0)	111111110	(510)	0	5610	0	
000000000	(0)	111111111	(511)	0	5621	0	

<sup>\*</sup>Fixed minimum delay not included

Table 9. EXAMPLES OF THEORET CALDED AY VALUES FOR PDO AND PD1 IN EXTENDED MODE

VV	Exte	naed Deray Moue					
PD1 D[8:0]	(Decimal)	PD0 D[8:0]	(Decimal)	MSEL	PD0* (ps)	PD1* (ps)	Total Delay* (ps)
00000000	(0)	000000000	(0)	1	0	0	0
00000000	(0)	00000001	(1)	1	0	11	11
00000000	(0)	00000010	(2)	1	0	22	22
00000000	(0)	00000011	(3)	1	0	33	33
		•			•	•	•
		•			:	•	:
00000000	(0)	111111101	(509)	1	0	5599	5599
00000000	(0)	111111110	(510)	1	0	5610	5610
00000000	(0)	111111111	(511)	1	0	5621	5621
00000001	(1)	111111111	(511)	1	11	5621	5632
00000010	(2)	111111111	(511)	1	22	5621	5643
		•			•	•	•
		•			:	•	•
111111100	(508)	111111111	(511)	1	5588	5621	11209
111111101	(509)	111111111	(511)	1	5599	5621	11220
111111110	(510)	111111111	(511)	1	5610	5621	11231
111111111	(511)	111111111	(511)	1	5621	5621	11242


<sup>\*</sup>Fixed minimum delay not included



 $V_{\rm CCO}$   $V_{\rm CC}$  (Receiver)  $V_{\rm CC}$  (Receiver)  $V_{\rm CC}$  (Receiver)  $V_{\rm CC}$  (Receiver)

Figure 9. Input Structure

Figure 10. Typical CML Output Structure and Termination






Figure 11. Differential Input Driven
Single-Ended

C

Figure 12 V<sub>t</sub> Divigian




Figure 13. Differential Inputs Driven Differentially




Figure 14. Differential Inputs Driven Differentially




Figure 15. V<sub>CMR</sub> Diagram




Figure 16. AC Reference Measurement




Figure 17. LVPECL Interface




Figure 18. LVDS Interface




Figure 19. CML Interface, Standard 50  $\Omega$  Load




Figure 20. Capacitor–Coupled Differential Interface ( $V_Tx/\overline{V_Tx}$  Connected to  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu F$  Capacitor)




Figure 21. Capacitor–Coupled Single–Ended Interface ( $V_Tx/\overline{V_Tx}$  Connected to External  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu$ F Capacitor)





Figure 22. Typical Termination for Output Driver and Device Evaluation




# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>				
NB6L295MMNG	QFN-24 (Pb-free)	92 Units / Rail				
NB6L295MMNTXG	QFN-24 (Pb-free)	3000 / Tape & Reel				

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### **QFN 24 MN SUFFIX** 24 PIN QFN, 4x4 CASE 485L-01 **ISSUE O**



- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
- CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS	
DIM	MIN	MAX
Α	0.80	1.00
A1	0.00	0.05
A2	0.60	0.80
A3	0.20 REF	
b	0.23	0.28
D	4.00 BSC	
D2	2.70	2.90
E	4.00 BSC	
E2	2.70	2.90
е	0.50 BSC	
L	0.35	0.45

ECLinPS MAX is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative