# 2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential CML Outputs 

## Multi-Level Inputs w/ Internal Termination

The NB6L295M is a Dual Channel Programmable Delay Chip designed primarily for Clock or Data de-skewing and timing adjustment. The NB6L295M is versatile in that two individual variable delay channels, PD0 and PD1, can be configured in one of two operating modes, a Dual Delay or an Extended Delay.

In the Dual Delay Mode, each channel has a programmable delay section which is designed using a matrix of gates and a chain of multiplexers. There is a fixed minimum delay of 3.2 ns per channel.

The Extended Delay Mode amounts to the additive delay of PD0 plus PD1 and is accomplished with the Serial Data Interface MSEL bit set High. This will internally cascade the output of PD0 into the input of PD1. Therefore, the Extended Delay path starts at the IN0/IN0 inputs, flows through PD0, cascades to the PD1 and outputs through Q1/Q1. There is a fixed minimum delay of 6.0 ns for the Extended Delay Mode.

The required delay is accomplished by programming each delay channel via a 3-pin Serial Data Interf nernent applic.inn section. The di its ly el ct bl/ delay has a inct r ent esolv ion of typically 11 , wind orromma le d y ra g of ither ns or 6 ns per channel in Dual Delay Mode; or from 0 ns to 11.2 ns for the Extended Delay Mode.

The Multi-Level Inputs can be driven directly by differential LVPECL, LVDS or CML logic levels; or by single ended LVPECL, LVCMOS or LVTTL. A single enable pin is available to control both inputs. The SDI input pins are controlled by LVCMOS or LVTTL level signals. The NB6L295M 16 mA CML output contains temperature compensation circuitry. This device is offered in a $4 \mathrm{~mm} x$ 4 mm 24 -pin QFN Pb-free package. The NB6L295M is a member of the ECLinPS MAX ${ }^{\mathrm{TM}}$ family of high performance products.

- Input Clock Frequency > 1.5 GHz with 210 mV Voutpp
- Input Data Rate $>2.5 \mathrm{~Gb} / \mathrm{s}$
- Programmable Delay Range: 0 ns to 6 ns per Delay Channel
- Programmable Delay Range: 0 ns to 11.2 ns for Extended Delay Mode
- Total Delay Range: 3.2 ns to 8.5 ns per Delay Channel
- Total Delay Range: 6.2 ns to 16.6 ns in Extended Delay Mode
- Monotonic Delay: 11 ps Increments in 511 Steps
- Linearity $\pm 20 \mathrm{ps}$, Maximum
- 100 ps Typical Rise and Fall Times
- 2.4 ps Typical Clock Jitter, RMS
- 20 ps Pk-Pk Typical Data Dependent Jitter
- LVPECL, CML or LVDS Differential Input Compatible
- LVPECL, LVCMOS, LVTTL Single Ended Input Compatible
- 3-Wire Serial Interface
- Operating Range: $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to 3.6 V
- CML Output Level; 380 mV Peak-to-Peak, Typical
- Internal $50 \Omega$ Input/Output Termination Provided
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Ambient Operating Temperature
- 24-Pin QFN, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$
- These are Pb -Free Devices


Figure 1. Simplified Functional Block Diagram

Figure 2. Pinout: QFN-24 (Top View)
Table 1. PIN DESCRIPTION

| Pin | Name | I/0 | Description |
| :---: | :---: | :---: | :---: |
| 1 | VCC | Power Supply | Positive Supply Voltage for the Inputs and Core Logic |
| 2 | EN | LVCMOS/LVTTL Input | Input Enable/ Disable for both PD0 and PD1. LOW for enable, HIGH for disable, Open Pin Default state LOW ( $37 \mathrm{k} \Omega$ Pulldown Resistor). |
| 3 | SLOAD | LVCMOS/LVTTL Input | Serial Load; This pin loads the configuration latches with the contents of the shift register. The latches will be transparent when this signal is HIGH; thus, the data must be stable on the HIGH-to-LOW transition of S_LOAD for proper operation. Open Pin Default state LOW ( $37 \mathrm{k} \Omega$ Pulldown Resistor). |
| 4 | SDIN | LVCMOS/LVTTL Input | Serial Data In; This pin acts as the data input to the serial configuration shift register. Open Pin Default state LOW ( $37 \mathrm{k} \Omega$ Pulldown Resistor). |
| 5 |  |  |  |
| 6 | VCC | Power Supply | Positive Supply Voltage for the Inputs and Core Logic |
| 7 | VT1 |  | Internal $50 \Omega$ Termination Pin for IN1. |
| 8 | IN1 | LVPECL, CML, LVDS Input | Noninverted differential input. Note 1. Channel 1. |
| 9 | $\overline{\text { IN1 }}$ | LVPECL, CML, LVDS Input | Inverted differential input. Note 1. Channel 1. |
| 10 | $\overline{\mathrm{VT} 1}$ |  | Internal $50 \Omega$ Termination Pin for IN1 |
| 11 | GND | Power Supply | Negative Power Supply |
| 12 | VCC1 | Power Supply | Positive Supply Voltage for the Q1/Q1 outputs, channel PD1 |
| 13 | Q1 | CML Output | Inverted Differential Output. Channel 1. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC} 1}$ |
| 14 | Q1 | CML Output | Noninverted Differential Output. Channel 1. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC} 1}$ |
| 15 | VCC1 | Power Supply | Positive Supply Voltage for the Q1/Q1 outputs, channel PD1 |
| 16 | VCC0 | Power Supply | Positive Supply Voltage for the Q0/Q0 outputs, channel PD0 |
| 17 | Q0 | CML Output | Inverted Differential Output. Channel 0 . Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}$ |
| 18 | Q0 | CML Output | Noninverted Differential Output. Channel 0 . Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}$ |
| 19 | VCC0 | Power Supply | Positive Supply Voltage for the Q0/Q0 outputs, channel PD0 |
| 20 | GND | Power Supply | Negative Power Supply |
| 21 | VTO |  | Internal $50 \Omega$ Termination Pin for INO |
| 22 | INO | LVPECL, CML, LVDS Input | Noninverted differential input. Note 1. Channel 0. |
| 23 | INO | LVPECL, CML, LVDS Input | Inverted differential input. Note 1. Channel 0. |
| 24 | VTO |  | Internal $50 \Omega$ Termination Pin for INO |
| - | EP | Ground | The Exposed Pad (EP) on the QFN-24 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to GND and must be connected to GND on the PC board. |

1. In the differential configuration when the input termination pin ( $\mathrm{VTx} / \sqrt{\mathrm{V} x}$ ) are connected to a common termination voltage or left open, and if no signal is applied on $\mathrm{INx} / \mathrm{INx}$ input then the device will be susceptible to self-oscillation.
2. All VCC, VCCO and VCC1 Pins must be externally connected to the same power supply for proper operation. Both VCCOs are connected to each other and both VCC1s are connected to each other: VCC0 and VCC1 are separate.

Table 2. ATTRIBUTES

| Characteristics | Value |
| :--- | :---: |
| Input Default State Resistors | Human Body Model <br> Machine Model |
| ESD Protection | $>2 \mathrm{kV}$ <br> $>100 \mathrm{~V}$ |
| Moisture Sensitivity (Note 3) | QFN-24 |

3. For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CCO}}, \\ & \mathrm{~V}_{\mathrm{CC} 1} \end{aligned}$ | Positive Power Supply | GND $=0 \mathrm{~V}$ |  | 4.0 | V |
| $\mathrm{V}_{10}$ | Positive Input/Output Voltage | GND $=0 \mathrm{~V}$ | $-0.5 \leq \mathrm{V}_{1 \mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}+0.5$ | 4.5 | V |
| $\mathrm{V}_{\text {INPP }}$ | Differential Input Voltage $\quad \mid I N x-\ln \times$ \| |  |  | $\mathrm{V}_{\mathrm{CC}}$ - GND | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input Current Through $\mathrm{R}_{\mathrm{T}}(50 \Omega$ Resistor) |  |  | $\pm 50$ | mA |
| Iout | Output Current Through $\mathrm{R}_{\mathrm{T}}$ ( $50 \Omega$ Resistor) |  |  | $\pm 50$ | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance (Junction-to-Ambient) (Note 4) | $\begin{aligned} & \hline 0 \text { lfpm } \\ & =00 \text { lfpm } \end{aligned}$ | QFN-24 <br> QFN-24 | $\begin{array}{r} 37 \\ +\quad 2 \\ \hline \end{array}$ | $\begin{aligned} & \hline{ }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| $\theta_{\text {Jc }}$ | Te nal Re isg nt e (Junc | (Note 4) | 2FN 2 | 11 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Soluerpb Fer |  | , | $\frac{265}{}$ | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
4. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS, MULTI-LEVEL INPUTS $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=\mathrm{V}_{\mathrm{CC} 1}=2.375 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol Characteristic Min Typ Max Unit |
| :--- |
| ICC Power Supply Current (Inputs, $\mathrm{V}_{\mathrm{TX}}$ and Outputs Open) (Sum of $\mathrm{I}_{\mathrm{CC}}$, <br> $\mathrm{I}_{\mathrm{CCO}}$, and $\left.\mathrm{I}_{\mathrm{CC} 1}\right)$  170 215 mA |

CML OUTPUTS (Notes 5 and 6, Figure 22)

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC0}}=\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=\mathrm{V}_{\mathrm{CC} 1}=2.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{cc}}-40 \\ 3260 \\ 2460 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-10 \\ 3290 \\ 2490 \end{gathered}$ | $\begin{aligned} & V_{C C} \\ & 3300 \\ & 2500 \end{aligned}$ | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OL | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=\mathrm{V}_{\mathrm{CC} 1}=2.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-500 \\ 2800 \\ 2000 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-400 \\ 2900 \\ 2100 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-300 \\ 3000 \\ 2200 \end{gathered}$ | mV |

DIFFERENTIAL INPUT DRIVEN SINGLE-ENDED (see Figures 11 and 12) (Note 7)

| $\mathrm{V}_{\text {th }}$ | Input Threshold Reference Voltage Range | 1050 |  | $\mathrm{~V}_{\text {CC }}-150$ | mV |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Single-Ended Input HIGH Voltage | $\mathrm{V}_{\text {th }}+150$ |  | $\mathrm{~V}_{\text {CC }}$ | mV |
| $\mathrm{V}_{\text {IL }}$ | Single-Ended Input LOW Voltage | GND |  | $\mathrm{V}_{\text {th }}-150$ | mV |
| $\mathrm{V}_{\text {ISE }}$ | Single-Ended Input Voltage Amplitude $\left(\mathrm{V}_{\text {IH }}-\mathrm{V}_{\text {IL }}\right)$ | 300 |  | $\mathrm{~V}_{\text {CC }}-\mathrm{GND}$ | mV |

DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figures 13 and 14) (Note 8)

| $\mathrm{V}_{\text {IHD }}$ | Differential Input HIGH Voltage | 1200 | $\mathrm{V}_{\mathrm{CC}}$ | mV |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ILD }}$ | Differential Input LOW Voltage | GND | $V_{\text {CC }}-150$ | mV |
| $\mathrm{V}_{\text {ID }}$ | Differential Input Voltage Swing ( $\mathrm{INx}, \mathrm{INx}$ ) ( $\mathrm{V}_{\text {IHD }}-\mathrm{V}_{\text {ILD }}$ ) | 150 | $\mathrm{V}_{\text {CC }}-\mathrm{GND}$ | mV |
| $\mathrm{V}_{\text {CMR }}$ | Input Common Mode Range (Differential Configuration) (Note 9) | 950 | $\mathrm{V}_{\mathrm{CC}}-75$ | mV |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current INx/INX, (YTn/VT0 | -150 | 15 | $\mu \mathrm{A}$ |
| IIL |  | -1,0 | 0 | $\mu \mathrm{A}$ |
|  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Single-Ended Input HIGH Voltage | 2000 | $\mathrm{V}_{\mathrm{CC}}$ | mV |
| $\mathrm{V}_{\text {IL }}$ | Single-Ended Input LOW Voltage | GND | 800 | mV |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | -150 | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | -150 | 150 | $\mu \mathrm{A}$ |

TERMINATION RESISTORS

| $\mathrm{R}_{\text {TIN }}$ | Internal Input Termination Resistor | 40 | 50 | 60 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\text {TOUT }}$ | Internal Output Termination Resistor | 40 | 50 | 60 | $\Omega$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
5. CML outputs loaded with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ for proper operation.
6. Input and output parameters vary $1: 1$ with $V_{C C}$.
7. $\mathrm{V}_{\text {th }}, \mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\text {IL }}$, and $\mathrm{V}_{\text {ISE }}$ parameters must be complied with simultaneously. $\mathrm{V}_{\text {th }}$ is applied to the complementary input when operating in single-ended mode.
8. $V_{I H D}, V_{I L D}, V_{I D}$ and $V_{C M R}$ parameters must be complied with simultaneously.
9. $\mathrm{V}_{\mathrm{CMR}}(\mathrm{min})$ varies $1: 1$ with voltage on GND pin, $\mathrm{V}_{\mathrm{CMR}}(\max )$ varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\mathrm{CMR}}$ range is referenced to the most positive side of the differential input signal.

Table 5. AC CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 0}=\mathrm{V}_{\mathrm{CC} 1}=2.375 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 10)

| Symbol | Characteristic |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{f}_{\text {SCLK }}$ | Serial Clock Input Frequency, 50\% Duty Cycle |  |  | 20 | MHz |
| $V_{\text {OUTPP }}$ | $\text { Output Voltage Amplitude ( } \left.@ V_{\text {INPPmin }}\right) f_{\text {in }} \leq 1.5 \mathrm{GHz}$ (Note 15) (See Figure 23) | 210 | 380 |  | mV |
| $\mathrm{f}_{\text {DATA }}$ | Maximum Data Rate (Note 14) | 2.5 |  |  | Gb/s |
| $t_{\text {Range }}$ | Programmable Delay Range (@ 50 MHz )  <br> Dual Mode INO/INO to Q0/Q0 or IN1/IN1 to Q1/Q1 <br> Extended Mode INO/INO to Q1/Q1  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 5.7 \\ 11.2 \end{gathered}$ | $\begin{gathered} 6.9 \\ 13.7 \end{gathered}$ | ns |
| tskew | Duty Cycle Skew (Note 11)  <br> Within Device Skew - Dual Mode $D[8: 0]=0$ <br>  $D[8: 0]=1$ | 0 | $\begin{gathered} 1 \\ 55 \\ 67 \end{gathered}$ | $\begin{gathered} 4 \\ 96 \\ 170 \end{gathered}$ | ps |
| $\mathrm{L}_{\text {in }}$ | Linearity (Note 12) |  | $\pm 15$ | $\pm 20$ | ps |
| $\mathrm{t}_{\mathrm{s}}$ | Setup Time (@ 20 MHz$)$SDIN to SCLK <br> SLOAD to SCLK <br> EN to SDIN | $\begin{aligned} & \hline 0.5 \\ & 1.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \hline 0.3 \\ & 1.0 \end{aligned}$ |  | ns |
| $t_{\text {h }}$ | Hold Time SDIN to SCLK <br>  SLOAD to SCLK <br> EN to SLOAD  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 0.5 \end{aligned}$ | 0.6 |  | ns |
| $\mathrm{t}_{\text {pwmin }}$ | Minimum Pulse Width SLOAD | 1 |  |  | ns |
| $\mathrm{t}_{\text {IITTER }}$ | Clock TIE Jitter RMS (Note 13) $\mathrm{f}_{\mathrm{in}} \leq 1.5 \mathrm{GHz}$ SETMIN <br> Data Dependent Jitter P-P (Note 14) $\mathrm{f}_{\text {DATA }} \leq 2.5 \mathrm{~Gb} / \mathrm{s}$ SETMAX |  | $\begin{gathered} 2.4 \\ 2 \end{gathered}$ | $\begin{aligned} & 9.0 \\ & 15 \end{aligned}$ | ps |
| VINPP | Input Voltage Swing/Sensitivity (Differential Configuration) (Note 15) | 150 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}- \\ & \mathrm{GND} \end{aligned}$ | mV |
| $\mathrm{tr}_{\text {r }} \mathrm{t}_{\mathrm{f}}$ |  |  | 100.150 |  | ps |
| 10. Measured by $\mathrm{rd} \mathrm{ig} / \mathrm{IN} \mathrm{Pr}$ a/id $\mathrm{V}_{\text {INF }}$ $\square$ lock source, $\square$ $\mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> 11. Duty cycle <br> o. Input <br> cycle <br> (20 <br> 12. Deviation from a linear delay (actual Min to Max) in the Dual Mode 511 programmable steps; $3.3 \mathrm{~V} @ 26^{\circ} \mathrm{C}, 400 \mathrm{mV} \mathrm{V}_{\text {INPP }}$. 13. Additive Random CLOCK jitter with $50 \%$ duty cycle input clock signal. 1000 WFMS, JIT3 Software. <br> 14. NRZ data at PRBS23 and K28.5. 10,000 WFMS, TDS8000. <br> 15. Input and output voltage swing is a single-ended measurement operating in differential mode. |  |  |  |  |  |

Table 6. AC CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 0}=\mathrm{V}_{\mathrm{CC} 1}=2.375 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 10)

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $+25^{\circ} \mathrm{C}$ |  |  | $+85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\begin{aligned} & \text { tPLH, } \\ & \mathrm{t}_{\mathrm{tPHL}} \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay (@ } 50 \mathrm{MHz} \text { ) } \\ & \text { Dual Mode } \\ & \text { INx to Qx/ } / \mathbb{N x} \text { to } \overline{Q x} \\ & D[8: 0]=0 \\ & D[8: 0]=1 \\ & \text { Extended Mode } \\ & \text { INx to Qx/Nx to } \overline{Q x} \\ & D[8: 0]=0 \\ & D[8: 0]=1 \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 7.2 \\ & \\ & \\ & 5.0 \\ & 14 \end{aligned}$ | $\begin{array}{\|c} 3.1 \\ 8.5 \\ \\ \\ 5.9 \\ 16.4 \end{array}$ | $\begin{aligned} & 3.3 \\ & 9.1 \end{aligned}$ $\begin{gathered} 6.5 \\ 17.7 \end{gathered}$ | $\begin{gathered} 2.8 \\ 7.4 \\ \\ \\ 5.2 \\ 14.4 \end{gathered}$ | $\begin{gathered} 3.2 \\ 8.5 \\ \\ \\ 6.2 \\ 16.6 \end{gathered}$ | $\begin{gathered} 3.5 \\ 9.6 \\ \\ \\ 6.6 \\ 18.7 \end{gathered}$ | $\begin{aligned} & 3.1 \\ & 8.6 \end{aligned}$ $5.9$ $17$ | $\begin{aligned} & 3.4 \\ & 9.3 \end{aligned}$ $6.6$ $19$ | $\begin{gathered} 3.8 \\ 10.7 \\ \\ 7.3 \\ 21 \end{gathered}$ | ns |
| $\Delta \mathrm{t}$ | Step Delay (Selected D Bit HIGH All Others LOW) D0 HIGH D1 HIGH D2 HIGH D3 HIGH D4 HIGH D5 HIGH D6 HIGH D7 HIGH D8 HIGH |  |  |  |  | $\begin{gathered} 8.4 \\ 16.4 \\ 41.2 \\ 85 \\ 178 \\ 360 \\ 722 \\ 1448 \\ 2903 \end{gathered}$ |  |  | $\begin{aligned} & 12.4 \\ & 25.1 \\ & 58.3 \\ & 108 \\ & 210 \\ & 405 \\ & 796 \\ & 1579 \\ & 3143 \end{aligned}$ |  | ns |

## Serial Data Interface Programming

The NB6L295M is programmed by loading the 11-Bit SHIFT REGISTER using the SCLK, SDATA and SLOAD inputs. The 11 SDATA bits are 1 PSEL bit, 1 MSEL bit and 9 delay value data bitsD[8:0]. A separate 11-bit load cycle is required to program the delay data value of each channel, PD0 and PD1. For example, at powerup two load cycles will be needed to initially set PD0 and PD1; Dual Mode Operation as shown in Figures 3 and 4 and Extended Mode Operation as shown in Figures 5 and 6.

DUAL MODE OPERATIONS


Figure 3. PDO Shift Register


Figure 4. PD1 Shift Register

## EXTENDED MODE OPERATIONS

| PDO Programmable Delay |  |  |  |  |  |  |  |  | Control Bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 1 | 0 |
| D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | MSEL | PSEL |
| (MS |  |  |  |  |  |  |  |  |  | (LSB) |

Figure 5. PDO Shift Register

| PD1 Programmable Delay |  |  |  |  |  |  |  |  | Control Bits |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 1 | 1 |
| D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | MSEL | PSEL |
| (MS |  |  |  |  |  |  |  |  |  | (LSB) |

Figure 6. PD1 Shift Register

Refer to Table 7, Channel and Mode Select BIT Functions. In a load cycle, the 11-Bit Shift Register least significant bit (clocked in first) is PSEL and will determine which channel delay buffer, either PDO (LOW) or PD1 (HIGH), will latch the delay data value D[8:0]. The MSEL Pre demane Delay Mede. When set LOW, the Dual Delay imo is selected and
 from Q0/Q0. An in at spal rulse ed eer ring IN $1 / \overline{\mathrm{IN}}$ is d laye accor ling the the in PD1 and its rom Q1/Q1. When MSEL is set HIGH, the Extended Delay Mode is selected and an input signal pulse edge/enters IN0 and IN0 and flows through PD0 and is extended through PD1 to exit at Q1 and $\overline{\mathrm{Q} 1 \text {. The most significant 9-bits, } \mathrm{D}[8: 0] \text { are delay value data for }}$ both channels. See Figure 7.

Table 7. CHANNEL AND MODE SELECT BIT FUNCTIONS

| BIT Name | Function |
| :---: | :---: |
| PSEL | 0 Loads Data to PD0 |
|  | 1 Loads Data to PD1 |
| MSEL | 0 Selects Dual Programmable Delay Paths, 3.1 ns to 8.8 ns Delay Range for Each Path |
|  | 1 Selects Extended Delay Path from INO/INO to Q1/Q1, 6.0 ns to 17.2 ns Delay Range; Disables Q0/Q0 Outputs, Q0-LOW, QO-HIGH. |
| D[8:0] | Select one of 512 Delay Values |



Figure 7. Serial Data Interface, Shift Register, Data Latch, Programmable Delay Channels Load Cycle Required for Each Channel

## 

 using the SCLK input pin and latching the data with the SLOAD input pin. The 11-bit SHIFT REGISTER shifts once per rising edge of the SCLK input. The serial input SDIN must meet setup and hold timing as specified in the AC Characteristics section of this document for each bit and clock pulse. The SLOAD line loads the value of the shift register on a LOW-to-HIGH edge transition (transparent state) into a data Latch register and latches the data with a subsequent HIGH-to-LOW edge transition. Further changes in SDIN or SCLK are not recognized by the latched register. The internal multiplexer states are set by the PSEL and MSEL bits in the SHIFT register. Figure 6 shows the timing diagram of a typical load sequence. Input $\overline{\text { EN }}$ should be LOW (enabled) prior to SDI programming, then pulled HIGH (disabled) during programming. After programming, the EN should be returned LOW (enabled) for functional delay operation.

Figure 8. SDI Programming Cycle Timing Diagram (Load Cycle 1 of 2)

## NB6L295M

Table 8 shows theoretical values of delay capabilities in both the Dual Delay Mode and in the Extended Delay Modes of operation.

Table 8. EXAMPLES OF THEORETICAL DELAY VALUES FOR PDO AND PD1 IN DUAL MODE
INPUTS: IN0/INO, IN1/IN1, OUTPUTS: Q0/Q0, Q1, Q1

| Dual Mode |  |  |  |  | PDO Delay* (ps) | PD1 Delay* (ps) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PD1 D[8:0] | (Decimal) | PDO D[8:0] | (Decimal) | MSEL |  |  |
| 000000000 | (0) | 000000000 | (0) | 0 | 0 | 0 |
| 000000000 | (0) | 000000001 | (1) | 0 | 11 | 0 |
| 000000000 | (0) | 000000010 | (2) | 0 | 22 | 0 |
| 000000000 | (0) | 000000011 | (3) | 0 | 33 | 0 |
| 000000000 | (0) | 000000100 | (4) | 0 | 44 | 0 |
| 000000000 | (0) | 000000101 | (5) | 0 | 55 | 0 |
| 000000000 | (0) | 000000110 | (6) | 0 | 66 | 0 |
| 000000000 | (0) | 000000111 | (7) | 0 | 77 | 0 |
| 000000000 | (0) | 000001000 | (8) | 0 | 88 | 0 |
|  |  | - |  |  | $\stackrel{\rightharpoonup}{\bullet}$ | $\stackrel{\rightharpoonup}{\bullet}$ |
| 000000000 | (0) | 000010000 | (16) | 0 | 176 | 0 |
| 000000000 | (0) | 000100000 | (32) | 0 | 352 | 0 |
| 000000000 | (0) | 001000000 | (64) | 0 | 704 | 0 |
| 000000000 | (0) | 111111101 | (509) | 0 | 5599 | 0 |
| 000000000 | (0) | 11111110 | (510) | 0 | 5610 | 0 |
| 000000000 | (0) | 11111111 | (511) | 0 | 5621 | 0 |

*Fixed minimum delay not included


| PD1 D[8:0] | (Decimal) | PD0 D[8:0] | (Decimal) | MSEL | PDO* ${ }^{\text {(ps) }}$ | PD1* ${ }^{\text {(ps) }}$ | Total Delay* ${ }^{\text {(ps) }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000000000 | (0) | 000000000 | (0) | 1 | 0 | 0 | 0 |
| 000000000 | (0) | 000000001 | (1) | 1 | 0 | 11 | 11 |
| 000000000 | (0) | 000000010 | (2) | 1 | 0 | 22 | 22 |
| 000000000 | (0) | 000000011 | (3) | 1 | 0 | 33 | 33 |
| $\stackrel{\bullet}{\bullet}$ |  |  |  |  | $\stackrel{\bullet}{\bullet}$ | $\bullet$ | $\bullet$ |
| 000000000 | (0) | 111111101 | (509) | 1 | 0 | 5599 | 5599 |
| 000000000 | (0) | 111111110 | (510) | 1 | 0 | 5610 | 5610 |
| 000000000 | (0) | 111111111 | (511) | 1 | 0 | 5621 | 5621 |
| 000000001 | (1) | 111111111 | (511) | 1 | 11 | 5621 | 5632 |
| 000000010 | (2) | 11111111 | (511) | 1 | 22 | 5621 | 5643 |
| $\stackrel{-}{\bullet}$ |  |  |  |  | $\stackrel{\rightharpoonup}{\bullet}$ | $\bullet$ | $\bullet$ |
| 111111100 | (508) | 111111111 | (511) | 1 | 5588 | 5621 | 11209 |
| 111111101 | (509) | 111111111 | (511) | 1 | 5599 | 5621 | 11220 |
| 111111110 | (510) | 111111111 | (511) | 1 | 5610 | 5621 | 11231 |
| 111111111 | (511) | 111111111 | (511) | 1 | 5621 | 5621 | 11242 |

[^0]

Figure 9. Input Structure


Figure 13. Differential Inputs Driven Differentially


Figure 15. V $_{\text {CMR }}$ Diagram


Figure 10. Typical CML Output Structure and Termination


Figure 14. Differential Inputs Driven Differentially


Figure 16. AC Reference Measurement


Figure 17. LVPECL Interface


Figure 18. LVDS Interface


Figure 19. CML Interface, Standard $50 \Omega$ Load


Figure 20. Capacitor-Coupled Differential Interface ( $\mathrm{V}_{\mathrm{T}} \mathbf{X} / \overline{\mathbf{V}_{\mathrm{T}} \mathrm{X}}$ Connected to $\mathrm{V}_{\text {REFAC }}$; $V_{\text {REFAC }}$ Bypassed to Ground with $0.1 \mu \mathrm{~F}$ Capacitor)


Figure 21. Capacitor-Coupled Single-Ended Interface ( $\mathrm{V}_{\mathbf{T}} \mathbf{X} / \overline{\mathrm{V}_{\mathrm{T}}}$ Connected to External $\mathrm{V}_{\text {REFAC }}$; $\mathbf{V}_{\text {REFAC }}$ Bypassed to Ground with $0.1 \mu \mathrm{~F}$ Capacitor)


Figure 22. Typical Termination for Output Driver and Device Evaluation


## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NB6L295MMNG | QFN-24 <br> $(P b-f r e e)$ | 92 Units / Rail |
| NB6L295MMNTXG | QFN-24 <br> (Pb-free) | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS

## QFN 24

MN SUFFIX
24 PIN QFN, $4 \times 4$
CASE 485L-01
ISSUE O


ECLinPS MAX is a trademark of Semiconductor Components Industries, LLC (SCILLC).
ON Semiconductor and (Oin are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.


[^0]:    *Fixed minimum delay not included

