# 1.8V / 2.5V, 10GHz ÷2 Clock Divider with CML Outputs

# Multi-Level Inputs w/ Internal Termination

#### Description

The NB7V32M is a differential  $\div 2$  Clock divider with asynchronous reset. The differential Clock inputs incorporate internal 50  $\Omega$  termination resistors and will accept LVPECL, CML and LVDS logic levels.

The NB7V32M produces a ÷2 output copy of an input Clock operating up to 10 GHz with minimal jitter.

The RESET Pin is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the Reset allows for the synchronization of multiple NB7V32M's in a system.

The 16mA differential CML output provides matching internal 50  $\Omega$  termination which guarantees 400 mV output swing when externally receiver terminated with 50  $\Omega$  to  $V_{CC}$  .

The NB7V32M is the 1.8 V/2.5 V version of the NB7L32M (2.5 V/3.3 V) and is offered in a low profile 3 mm x 3 mm 16-pin QFN package. The NB7V32M is a member of the GigaComm<sup>TM</sup> family of high performance clock products. Application notes, models, and support documentation are available at www.onsemi.com.

#### **Features**

- Maximum Input Clock Frequency > 10 GHz, typical
- Random Clock Jitter < 0.8 ps RMS
- 200 ps Typical Propagation Delay
- 35 ps Typical Rise and Fall Times
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Operating Range:  $V_{CC} = 1.71 \text{ V}$  to 2.625 V with GND = 0 V
- Internal 50 Ω Input Termination Resistors
- QFN-16 Package, 3 mm x 3 mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices




# ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAM\*





QFN-16 MN SUFFIX CASE 485G

A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Simplified Logic Diagram

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.




Table 1. TRUTH TABLE

CLK	CLK	R	Q	Q
х	х	Н	L	Н
Z	W	L	CLK ÷ 2	CLK ÷ 2

Z = LOW to HIGH Transition W = HIGH to LOW Transition x = Don't Care

Figure 2. Pin Configuration (Top View)

# **Table 2. PIN DESCRIPTION**

Pin	Name	I/O	Description	
1	VTCLK	_	Internal 50 $\Omega$ Termination Pin for CLK	
2	CLK	LVPECL, CML, LVDS Input	Non-inverted Differential CLK Input. (Note 1)	
3	CLK	LVPECL, CML, LVDS Input	Inverted Differential CLK Input. (Note 1)	
4	VTCLK	-	Internal 50 $\Omega$ Termination Pin for $\overline{\text{CLK}}$	
5	VREFAC	-	Internally Generated Output Voltage Reference for Capacitor-Coupled Inputs, only	
6	GND	-	Negative Supply Voltage	
7	GND	-	Negative Supply Voltage	
8	GND		Negative Supply Voltage	
9	VCC	-	Positive Supply Voltage. (Note 2)	
10	Q	CML Output	Inverted Differential Output	
11	Q	CML Output	Non-Inverted Differential Output	
12	VCC	-	Positive Supply Voltage. (Note 2)	
13	VCC	-	Positive Supply Voltage. (Note 2)	
14	VCC	-	Positive Supply Voltage. (Note 2)	
15	R	LVCMOS Input	Asynchronous Reset Input. Internal 75 k $\Omega$ pulldown to GND.	
16	VCC	-	Positive Supply Voltage. (Note 2)	
-	EP	-	The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to the die, and must be electrically and thermally connected to GND on the PC board.	

In the differential configuration when the input termination pins (VTCLK, VTCLK) are connected to a common termination voltage or left open, and if no signal is applied on CLK/CLK input, then the device will be susceptible to self-oscillation. Q/Q outputs have internal 50 Ω source termination resistors.

<sup>2.</sup> VCC and GND pins must be externally connected to a power supply for proper operation.

**Table 3. ATTRIBUTES** 

Chara	Value			
ESD Protection	Human Body Model Machine Model	> 2 kV > 200 V		
Moisture Sensitivity	16-QFN	Level 1		
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in		
Transistor Count	164			
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test				

For additional information, see Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		3.0	V
V <sub>IN</sub>	Positive Input Voltage	GND = 0 V		1.89	V
V <sub>INPP</sub>	Differential Input Voltage  D - D			1.89	V
I <sub>IN</sub>	Input Current Through R <sub>T</sub> (50- $\Omega$ Resistor)			± 40	mA
I <sub>OUT</sub>	Output Current Through $R_T$ (50– $\Omega$ Resistor)			± 40	mA
I <sub>VREFAC</sub>	VREFAC Sink/Source Current			±1.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfpm 500 lfpm	QFN-16 QFN-16	42 35	°C/W °C/W
θЈС	Thermal Resistance (Junction-to-Case) (Note 3)		QFN-16	4	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS POSITIVE CML OUTPUT  $V_{CC}$  = 1.71 V to 2.625 V; GND = 0 V;  $T_A$  = -40°C to 85°C (Note 4)

Symbol	Characteristic	Min	Тур	Max	Unit
POWER	SUPPLY CURRENT	I			
lcc	Power Supply Current (Inputs and Outputs Open) $ V_{CC} = 2.5 \ V \ \pm \ 5\% $ $ V_{CC} = 1.8 \ V \ \pm \ 5\% $		90 80	100 90	mA
CML OU	тритѕ	•			
V <sub>OH</sub>	Output HIGH Voltage (Note 5)	V <sub>CC</sub> – 30 2470 1770	V <sub>CC</sub> – 1 2490 1790	V <sub>CC</sub> 2500 1800	mV
V <sub>OL</sub>	Output LOW Voltage (Note 5) $ \begin{aligned} V_{CC} &= 2.5 \ V \\ V_{CC} &= 2.5 \ V \end{aligned} $	V <sub>CC</sub> – 600 1900	V <sub>CC</sub> – 500 2000	V <sub>CC</sub> – 400 2100	mV
	$V_{CC} = 1.8 \text{ V}$ $V_{CC} = 1.8 \text{ V}$	V <sub>CC</sub> – 550 1250	V <sub>CC</sub> – 450 1350	V <sub>CC</sub> – 350 1450	
DIFFERE	NTIAL INPUTS DRIVEN SINGLE-ENDED (Note 6) (Figures 5 and 7)				
$V_{th}$	Input Threshold Reference Voltage Range (Note 7)	1050		V <sub>CC</sub> - 100	mV
V <sub>IH</sub>	Single-Ended Input HIGH Voltage			V <sub>CC</sub>	mV
$V_{IL}$	Single-Ended Input LOW Voltage			V <sub>th</sub> – 100	mV
$V_{ISE}$	Single-Ended Input Voltage (V <sub>IH -</sub> V <sub>IL</sub> )	200		1200	mV
VREFAC					
V <sub>REFAC</sub>	Output Reference Voltage @100 μA for capacitor- coupled inputs, only	VCC - 500	VCC – 450	VCC – 300	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 6 and 8) (Note 8)				
$V_{\text{IHD}}$	Differential Input HIGH Voltage	1100		$V_{CC}$	mV
$V_{ILD}$	Differential Input LOW Voltage		_	V <sub>CC</sub> - 100	mV
$V_{\text{ID}}$	Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )	100		1200	mV
$V_{CMR}$	Input Common Mode Range (Differential Configuration, Note 9) (Figure 9)			V <sub>CC</sub> - 50	mV
I <sub>IH</sub>	Input HIGH Current (VTCLK/VTCLK Open)	-150		150	uA
I <sub>IL</sub>	Input LOW Current (VTCLK/VTCLK Open)	-150		150	uA
CONTRO	DL INPUT (Reset Pin)				·
V <sub>IH</sub>	Input HIGH Voltage for Control Pin	V <sub>CC</sub> – 200		V <sub>CC</sub>	mV
$V_{IL}$	Input LOW Voltage for Control Pin	GND		200	mV
I <sub>IH</sub>	Input HIGH Current	-150		150	uA
I <sub>IL</sub>	Input LOW Current	-150		150	uA
Terminat	ion Resistors				·
R <sub>TIN</sub>	Internal Input Termination Resistor (@ 10 mA)	45	50	55	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor (@ 10 mA)	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 4. Input and output parameters vary 1:1 with V $_{CC}$ . 5. CML outputs loaded with 50  $\Omega$  to V $_{CC}$  for proper operation.

- OWIL Outputs loaded with 50 ½ to V<sub>CC</sub> for proper operation.
   V<sub>th</sub>, V<sub>IH</sub>, V<sub>IL</sub> and V<sub>ISE</sub> parameters must be complied with simultaneously.
   V<sub>th</sub> is applied to the complementary input when operating in single-ended mode.
   V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.
   V<sub>CMR</sub> min varies 1:1 with GND, V<sub>CMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

Table 6. AC CHARACTERISTICS  $V_{CC}$  = 1.71 V to 2.625 V; GND = 0 V;  $T_A$  = -40°C to 85°C (Note 10)

Symbol	Characteristic			Тур	Max	Unit
f <sub>MAX</sub>	Maximum Input Clock Frequency		10			GHz
V <sub>OUTPP</sub>	Output Voltage Amplitude (@ V <sub>INPPmin</sub> ) (Note 11) (Figure 3)	f <sub>in</sub> ≤ 10GHz	280	400		mV
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Differential Outputs, @ 1 GHz, measured at differential cross-point	CLK/CLK to Q, Q R to Q, Q	150	200 200	275	ps
t <sub>PLH</sub> TC	Propagation Delay Temperature Coefficient			50		∆fs/°C
t <sub>skew</sub>	Duty Cycle Skew (Note 12) Device – Device skew (t <sub>pdmax</sub> – t <sub>pdmin</sub> )				20 50	ps
t <sub>RR</sub>	Reset Recovery (See Figure 11)		300	135		
t <sub>PW</sub>	Minimum Pulse Width R			200		
t <sub>DC</sub>	Output Clock Duty Cycle (Reference Duty Cycle = 50%) f <sub>in</sub> ≤ 10 GHz			50	55	%
t <sub>JITTER</sub>	RJ – Output Random Jitter (Note 13) $f_{in} \le 10 \text{ GHz}$			0.2	0.8	ps RMS
V <sub>INPP</sub>	Input Voltage Swing (Differential Configuration) (Fig	100		1200	mV	
t <sub>r,</sub> t <sub>f</sub>	Output Rise/Fall Times @ 1 GHz (20% - 80%), Q,		35	60	ps	

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

11. Output voltage swing is a single-ended measurement operating in differential mode.

13. Additive RMS jitter with 50% duty cycle clock signal.

14. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 3. CLOCK Output Voltage Amplitude (V<sub>OUTPP</sub>) vs. Input Frequency (f<sub>in</sub>) at Ambient Temperature (Typ)




Figure 4. Input Structure

<sup>10.</sup> Measured using a 1 GHz, V<sub>INPP</sub>min, 50% duty-cycle clock source. All output loading with external 50 Ω to V<sub>CC</sub>. Input edge rates 40 ps (20% – 80%).

<sup>12.</sup> Duty cycle skew is defined only for differential operation when the delays are measured from cross–point of the inputs to the cross–point of the outputs. Duty cycle skew is measured between differential outputs using the deviations of the sum of T<sub>pw</sub> and T<sub>pw</sub> @ 1 GHz. Skew is measured between outputs under identical transitions and conditions.




Figure 5. Differential Input Driven Single-Ended




Figure 6. Differential Inputs
Driven Differentially




Figure 7. V<sub>th</sub> Diagram




Figure 8. Differential Inputs Driven Differentially




Figure 9. V<sub>CMR</sub> Diagram




Figure 10. AC Reference Measurement




Figure 11. AC Reference Measurement (Timing Diagram)




Figure 12. LVPECL Interface

Figure 13. LVDS Interface




Figure 14. Standard 50  $\Omega$  Load CML Interface




Figure 15. Capacitor–Coupled Differential Interface ( $V_{TCLK}/V_{TCLK}$  Connected to  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu F$  Capacitor)




Figure 16. Capacitor–Coupled Single–Ended Interface ( $V_{TCLK}/V_{TCLK}$  Connected to  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu F$  Capacitor)




Figure 17. Typical CML Output Structure and Termination





Figure 18. Typical Termination for CML Output Driver and Device Evaluation

# **ORDERING INFORMATION**

Device	Package	── Shipping <sup>†</sup>
NB7V32MMNG	QFN-16 (Pb-free)	123 Units / Rail
NB7V32MMNTXG	QFN-16 (Pb-free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

0.50

GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

0.05 C NOTE 3

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

N. American Technical Support: 800–282–9855 Toll Free ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

0.30

0.012

SCALE 10:1