## Secondary Controller for Multi-Output Quasi-Resonant Switchmode Power Supplies

This secondary controller significantly improves the overall efficiency and cross-regulation figures when used in a Switchmode Power Supply. Compared to traditional regulation schemes, the NCP4326 provides superior performance in cross-regulation by individually regulating outputs. Powered from a main winding, the device actuates two independent switches that precisely adjust the considered outputs to resistor-selectable voltages. This controller also integrates a precision reference voltage, which together with a dedicated operational amplifier reduces the feedback loop elements to the minimum. In the end three independent output voltages can be controlled by a single device.

A skip cycle feature improves the stand by power in light load condition. Finally, dedicated shutdown pins offer an easy mean to disable the secondary outputs in applications where a low standby power performance is key.

#### **Features**

- 0% to 100% Duty Oyce Lange
- Integrated Shunt Regulator for Optocoupler Control
- Internal Voltage Reference (1.25 V, 1% @ 25°C)
- 2 Independent Power MOSFET Drivers
- Enable/Disable for Each Driver
- Independent Soft–Starts on both Output Drivers
- Independent Skip Cycle on both Output Drivers
- Standby Pin
- 580 / 650 mA Peak Current Source/Sink Driver Capability
- Synchronization Pin
- 5 V Undervoltage Lock-Out on Vcc
- Pb-Free Package is Available

#### **Applications**

- Consumer Electronics Applications:
   DVD, Set Top Box, CDR, Game Console
- Any Multi-Output Voltage Quasi-Resonant SMPS



#### ON Semiconductor®

http://onsemi.com

#### **MARKING DIAGRAM**



SOIC-16 D SUFFIX CASE 751B



A = Assembly Location

WL = Wafer Lot Y = Year

WW = Work Week

G = Pb-Free Device

#### PIN CONNECTIONS EN1 **GND** 15 14 Flux EN2 13 CP2 4 DRV1 FB2 5 12 Vcc Ct 6 11 DRV2 10 STBY Sync 7 CPm 8 FBm

(Bottom View)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP4326DR2	SOIC-16	3000 Tape & Reel
NCP4326DR2G	SOIC-16 (Pb-Free)	3000 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Typical Application Schematic





Figure 2. Typical Application Schematic

#### PIN FUNCTION DESCRIPTION

Pin No.	Symbol	Туре	Description
1	CP1	Error Amplifier Output 1	This pin is the output of the error amplifier 1 (monitoring the secondary voltage #1) and is available for loop compensation purpose.
2	FB1	Voltage Feedback 1	This is the inverting input of the error amplifier 1. It is connected to the secondary voltage #1 via a bridge resistor divider.
3	EN2	Soft–Start and Enable or Disable the Driver 2	This pin enables or disables the driver 2. An internal current source with an external capacitor generates also a soft–start feature for limiting the startup peak current on the controlled output.  This pin can be left open and by default it enables the driver 2, but without soft–start feature.
4	CP2	Error Amplifier Output 2	This pin is the output of the error amplifier 2 (monitoring the secondary voltage #2) and is available for loop compensation purpose.
5	FB2	Voltage Feedback 2	This is the inverting input of the error amplifier. It is connected to the secondary voltage #2 via a bridge resistor divider.
6	Ct	Ct Pin	Connect the timing capacitor between Ct and the ground.
7	Sync	Synchronization Pin	This pin monitors the main secondary winding, detects the beginning and the end of the demagnetization phase ( $T_{OFF}$ time on the primary winding) and allows the regulation on the two secondary outputs.
8	CPm	Shunt Regulator Output	This pin is the output of the shunt regulator (monitoring the main secondary voltage). An open collector configuration is implemented.
9	FBm	Main Voltage Feedback	This is the inverting input of the internal error amplifier. It is connected to the main output voltage via a bridge resistor divider.
10	STBY	Standby	This pin is internally pulled up and allows standby mode feature. This pin can be left open and by default it enables standard working mode. When this pin is pulled down standby mode is activated and the quiescent current is reduced to the minimum. The output drivers are disabled.
11	DRV2	Output Driver 2	Tr s of tput directly drives the gate of a power MOSFET
12	Y/c	Supplies the IC	Tr s pir is connected to the main secondary output rolace and in ernally boly rs the IC.
13	DRV1	Output Driver 1	This output directly drives the gate of a power MOSFE I.
14	Flux	Voltage image of the magnetic flux	A RC network connected between this pin and a forward winding or a negative output winding generates the transformer's flux image. This flux image is compared to a slow ramp generated on ENx pin for the soft–start Duty Cycle generation controlling the both outputs.
15	GND	The IC ground	-
16	EN1	Soft–Start and Enable or Disable the driver 1	This pin enables or disables the driver 1. An internal current source with an external capacitor generates also a soft–start feature for limiting the startup peak current on the controlled output.  This pin can be left open and by default it enables the driver 1, but without soft–start feature.






Figure 3. Internal Circuit Architecture

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage on Pin 12 (Vcc), Pin 8 (CPm) and Pin 13/11 (DRV1/DRV2)		16	V
Maximum Voltage on all other pins except Pin 12 (Vcc), Pin 8 (CPm) and Pin 13/11 (DRV1/DRV2)		-0.3 to 6	V
Maximum Current into all pins except Pin 12 (Vcc) and Pin 13/11 (DRV1/DRV2) when ESD diodes are activated		5	mA
Maximum current in Pin 7 (Sync)		+3/-3	mA
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	55	°C/W
Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	150	°C/W
Maximum Junction Temperature	TJ <sub>MAX</sub>	150	°C
Storage Temperature Range		-60 to +150	°C
ESD Capability  Human Body Model (HBM)  Machine Model (MM)		2 200	kV V

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

www.BDTIC.com/ON

**ELECTRICAL CHARACTERISTICS** (For typical values  $T_J = 25^{\circ}C$ , for min/max values  $T_J = 0^{\circ}C$  to  $+105^{\circ}C$ , Vcc = 12 V unless otherwise noted.)

Characteristic	Pin	Symbol	Min	Тур	Max	Unit
Drive Output (Note 1)	•	•				
Output Voltage Rise Time ( $C_L = 1.0 \text{ nF}, T_J = 25^{\circ}\text{C}$ )	11, 13	t <sub>r1, 2</sub>	_	60	100	ns
Output Voltage Fall Time (C <sub>L</sub> = 1.0 nF, T <sub>J</sub> = 25°C)	11, 13	t <sub>f1, 2</sub>	_	40	100	ns
Output Voltage Low State @ Vcc = 15 V (Isink = 250 mA) (Isink = 20 mA)	11, 13	V <sub>OL1, 2</sub>		1.5 1.0	2.2 1.5	V
Output Voltage Low State with UVLO activated @ Vcc = 4.0 V (Isink = 1.0 mA) (Note 1)	11, 13	V <sub>OL_UVLO1, 2</sub>	-	0.5	1.0	V
Output Voltage High State @ Vcc = 15 V (Isource = 250 mA) (Isource = 20 mA)	11, 13	V <sub>OH1, 2</sub>	11 12	13.4 13.5	_ _	V
Standby Pin						
Input Threshold Voltage (V <sub>STBY</sub> increasing)	10	$V_{th}$	_	2.5	_	V
Hysteresis (V <sub>STBY</sub> decreasing)	10	V <sub>H</sub>	-	600	-	mV
Standby Propagation Delay when the Standby Mode is activated with 1 nF connected to DRVx pin and with $V_{CP_X} > 4.0 \text{ V}$ (Figure 4)	10	T <sub>stby_on</sub>	-	550	-	ns
Standby Propagation Delay when the Standby Mode is released, ENx pin is floating, $V_{CPx} > 4.0 \text{ V}$ and with 1.0 nF connected to DRVx pin (Figure 4)	10	T <sub>stby_off</sub>	-	1.0	-	μs
Pullup Resistor Value	10	R <sub>pullup</sub>	ı	40	_	kΩ
Enable/Soft-Start Pin						
Enable Soft-Start Mode or Disable Driver Mode Threshold (Note 2, Figure 5)	3, 16	V <sub>ENX_TH1</sub>	0.5	0.75	1.0	V
Maximum Votalis on Enxilia and inal e the Regulation M di (Fi ul : 5)	3, 16	V NX_1 H1	1/	4.5	.8	V
Voltage on ENx pin when ENx is floating	3, 16	V <sub>ENX_max1</sub>	-	5.0	-	V
Voltage on ENx pin with External Sink Current @ 500 $\mu A$	3, 16	V <sub>ENX_max2</sub>	_	5.1	-	V
Internal Current Source when V <sub>ENX</sub> = 2.5 V (Note 3)	3, 16	I <sub>ENX</sub>	120	160	220	μΑ
Turn ON Propagation Delay in Soft–Start Mode (Note 4) when applying an external falling edge on Flux pin from 100 mV to 0 V @ $V_{ENX} = 1.0 \text{ V}$ , $V_{CPx} = 5.0 \text{ V}$ and 1.0 nF connected to DRVx pin. (Timing definition see Figure 6)	3, 14 and 11 or 16, 14 and 13	T <sub>SS_ON</sub>	-	450	800	ns
Turn OFF Propagation Delay in Soft–Start Mode (Note 4) when applying an external rising edge on Flux pin from 0 V to 100 mV @ $V_{ENX} = 1.0 \text{ V}$ , $V_{CPx} = 5.0 \text{ V}$ and 1.0 nF connected to DRVx pin. (Timing definition see Figure 6)	3, 16	T <sub>SS_OFF</sub>	-	450	800	ns
Discharge time when the controller is placed in Standby or when the Vcc is removed @ $C_{ENX}$ = 330 nF from 90% of $V_{EN\_max1}$ to $V_{ENX\_TH1}$ (Figure 1)	3, 16	T <sub>stby_disch</sub>	-	1.0	-	ms

- 1. The output drivers are kept OFF when the Vcc < UVLO level.
- Below the V<sub>ENX\_TH1</sub> threshold the driver is disabled and above this value the soft–start duty cycle generation is allowed.
   See characterization curve for charging current versus Vcc and V<sub>ENX</sub>.
   Soft–Start mode operation when the V<sub>CPx</sub> pin = 5.0 V (or when the controlled output voltage is not yet in regulation).

 $\textbf{ELECTRICAL CHARACTERISTICS} \text{ (For typical values } T_J = 25^{\circ}\text{C, for min/max values } T_J = 0^{\circ}\text{C to } + 105^{\circ}\text{C, Vcc} = 12 \text{ V unless}$ otherwise noted.)

Characteristic	Pin	Symbol	Min	Тур	Max	Unit
Flux Pin						
Internal Current Sourced by Flux pin when it is grounded (Note 5)	14	I <sub>Flux</sub>	-	120	_	μΑ
Maximum Sink Current on Flux pin when the internal 1.0 V clamp is activated	14	I <sub>Flux_max</sub>	-	-	1.0	mA
Input Clamp Voltage High state: when a current is sunk by pin 14 (Ipin $14 = I_{Flux\_max}$ ) Low state: when a current is sourced by pin 14 (Ipin $14 = -1.0 \text{ mA}$ )	14	V <sub>Flux_H</sub> V <sub>Flux_L</sub>	- -	1.4 –60	- -	V mV
Internal Voltage gain of input signal sensed on Flux pin (guaranteed by design)	14	Gain	-	9.5	-	N/A
Synchronization Block			•		•	
Input Threshold Voltage (Vpin 7 decreasing)	7	V <sub>sync-th</sub>	50	70	100	mV
Hysteresis (Vpin 7 increasing)	7	V <sub>sync_Hyst</sub>	-	35	-	mV
Maximum Sink Current on Sync pin when the internal 7.0 V clamp is activated	7	Is <sub>ync_max</sub>	-	-	3.0	mA
Input Clamp Voltage High state: when a current is sunk by pin 7 (Ipin 7 = I <sub>sync_max</sub> ) Low state: when a current is sourced by pin 7 (Ipin 7 = -3.0 mA)	7 7	VC <sub>H</sub> VC <sub>L</sub>	- -	7.4 -0.3	- -	V
Delay between the Sync and DRVx pin (Figures 8 and 9), when applying a falling edge on Sync in normal mode operation (Note 6) with 1.0 nF connected to DRVx pin	7 and 11 or 7 and 13	T <sub>prop_ON</sub>	-	200	500	ns
Delay between the Ct voltage ( $V_{Ct}$ ) and DRVx pin (Figures 8 and 9), when applying a rising edge on Ct @ $V_{CPx}$ = 1.7 V in normal mode operation (Note 6) with 1.0 nF connected to DRVx pin	4, 7 and 11 or 7 and 13	T <sub>prop_OFF</sub>	-	280	500	ns
Internal inpu c: p ic tanc : at Vp n 7 = 1.0	7	$\mathcal{C}_{pa}$	<b>1</b> -/	10	<b>\</b> -	pF
Error Amplifier Sector 1 and 2		JUII	17	<b>VI</b>	V	
Voltage Feedback Input @ T <sub>J</sub> = 25°C (Note 7)  * Voltage follower measurement to reach 1% accuracy	2, 5	V <sub>FB1, 2</sub>	1.241	1.253	1.266	V
Input Bias Current (V <sub>FB</sub> = 1.30 V)	2, 5	I <sub>IB1, 2</sub>	-	-0.1	-	μΑ
Open Loop Voltage Gain (V <sub>CPx</sub> = 1.0 V to 5.0 V)	2, 5	A <sub>VOL1, 2</sub>	-	90	-	dB
Unity Gain Bandwidth (T <sub>J</sub> = 25°C)	2, 5	BW <sub>1, 2</sub>	-	3.3	-	MHz
Power Supply Rejection Ratio (Vcc = 10 V to 15 V, Frequency range 120 Hz)	2, 5	PSRR <sub>1, 2</sub>	-	55	-	dB
Output Current Sink Current ( $V_{CP_X} = 1.1 \text{ V}, V_{FB} = 1.45 \text{ V}$ ) Source Current ( $V_{CP_X} = 4.5 \text{ V}, V_{FB} = 1.05 \text{ V}$ )	1, 4 1, 4	I <sub>sink1, 2</sub> I <sub>source1, 2</sub>	2.0	+6.0 -13	- -5.0	mA
Output Voltage Swing High State ( $R_L = 15 \text{ k}$ to Ground, $V_{FB}=1.05 \text{ V}$ ) Low State ( $R_L = 15 \text{ k}$ to Vcc, $V_{FB}=1.45 \text{ V}$ )	1, 4 1, 4	V <sub>OH1, 2</sub> V <sub>OL1, 2</sub>	4.8	5.0 0.7	_ 1.1	V

**ELECTRICAL CHARACTERISTICS** (For typical values  $T_J = 25^{\circ}C$ , for min/max values  $T_J = 0^{\circ}C$  to  $+105^{\circ}C$ , Vcc = 12 V unless otherwise noted.)

Characteristic	Pin	Symbol	Min	Тур	Max	Unit	
Shunt Regulator							
Voltage Feedback Input @ T <sub>J</sub> = 25°C (Note 8)  * Voltage follower measurement to reach 1% accuracy	9	V <sub>FB</sub>	1.241	1.253	1.266	V	
Input Bias Current (V <sub>FB</sub> = 1.30 V)	9	I <sub>IB</sub>	-	-0.1	-	μΑ	
Open Loop Voltage Gain (V <sub>CPm</sub> = 1.0 V to 5.0 V)	9	A <sub>VOL</sub>	_	90	_	dB	
Unity Gain Bandwidth (T <sub>J</sub> = 25°C)	9	BW	_	3.3	_	MHz	
Power Supply Rejection Ratio (Vcc = 10 V to 15 V, Frequency range 120 Hz)	9	PSRR	-	55	-	dB	
Output Current – Sink Current (V <sub>CPm</sub> = 1.1 V, V <sub>FB</sub> = 1.45 V)	8	I <sub>sink</sub>	12	60	-	mA	
Output Voltage Swing – Low State (R <sub>L</sub> = 15 k to Vcc, V <sub>FB</sub> = 1.45 V)	8	V <sub>OL</sub>	-	0.7	1.1	V	
Ct Pin							
Minimum Voltage on Ct pin	6	V <sub>CT_min</sub>	1.4	1.6	_	V	
Maximum Voltage on Ct pin when Ct pin is floating	6	V <sub>Ct_max1</sub>	_	4.0	-	V	
Maximum Voltage on Ct pin with External Sink Current @ 500 μA	6	V <sub>Ct_max2</sub>	_	4.2	-	V	
Internal Current Source @ VCt = 2.5 V (Note 9)	6	I <sub>Ct</sub>	450	500	700	μА	
Discharge time for Ct capacitor @ Ct = 2.7 nF when applying falling edge on Sync pin to (Vctmin*1.05) (Figure 7)	6	T <sub>Ct_disch</sub>	-	230	500	ns	
Undervoltage Lockout							
Startup Threshold	12	$V_{TH}$	4.8	5.3	6.0	V	
Hysteresis	12	Hyste	- /	<u>^5</u>	_	V	
IC Current Corsumptor		<u> </u>	ገ /	T	$\Lambda$		
Power Supply Correct is Standay Mode Vcc = 12 V, STBY = GND, EN1 = EN2 = OPEN (Note 11)	12	144	Ī	2.2	3.0	mA	
Power Supply Current in Working Mode Vcc= 12 V, STBY = EN1 = EN2 = OPEN	12	I <sub>cc</sub>	_	17	22	mA	

See characterization curves for Voltage Reference vs. Temperature.
 See characterization curve for Charging Current vs. Vcc.
 When the Vcc < UVLO level, the outputs are automatically disabled.</li>

<sup>11.</sup> During the standby mode the outputs drivers are disabled but the shunt regulator is kept fully functional in order to supply the primary feedback.




Figure 4. Standby Propagation Delay Definition




Figure 5. Enable Threshold Definition




Figure 6.  $T_{SS\_ON}$  and  $T_{SS\_OFF}$  Propagation Delay Definition (in Soft–Start Mode Operation)




Figure 7. Discharging Time Definition (Ct Pin)




Figure 9.  $T_{prop\_ON}$  and  $T_{prop\_OFF}$  Timing Position in the Timing Application Diagram (in Normal Mode Operation)




Figure 10. Driver 1 Output Voltage High State
@ V<sub>CC</sub> = 15 V vs. Temperature




Figure 11. Driver 1 Output Voltage Low State

@ V<sub>CC</sub> = 15 V vs. Temperature




Figure 12. Driver 2 Output Voltage High State @ V<sub>CC</sub> = 15 V vs. Temperature




Figure 13. Driver 2 Output Voltage Low State @ V<sub>CC</sub> = 15 V vs. Temperature




Figure 14. Standby Pin Threshold Voltage vs. Temperature




Figure 15. Soft–Start Current Source on Enable Pin when  $V_{ENx} = 2.5 \text{ V vs.}$  Temperature




Figure 16. Enable Soft-Start Mode or Disable Driver Mode vs. Temperature




Figure 17. Max Voltage on ENx Pin Ending Soft-Start and Enable the Regulation Mode vs. Temperature




Figure 18. Voltage on ENx Pin with an External Current Sink @ 500 μA vs.
Temperature




Figure 19. Soft-Start Current Source on Enable Pin vs. V<sub>EN</sub>




Figure 20. Soft-Start Current Source on Enable Pin vs. V<sub>CC</sub>




Figure 21. Turn ON and OFF Propagation Delay in Soft-Start Mode vs. Temperature




Figure 22. High Level Flux Pin Clamp Voltage vs. Temperature




Figure 23. Low Level Flux Pin Clamp Voltage vs. Temperature




Figure 24. Flux Pin Internal Current Source vs. Flux Voltage




Figure 25. Synchronization Input Voltage Threshold vs. Temperature




Figure 26. Error Amplifier Internal Voltage Reference vs. Temperature




Figure 27. Error Amplifier Input Bias Current vs. Temperature




Figure 28. Error Amplifier Shunt Regulator Output Voltage Swing vs. Temperature




Figure 29. Error Amplifier Shunt Regulator Output Voltage Swing vs. Output Current (I<sub>sink</sub>)




Figure 30. Minimum Voltage Clamp on Ct Pin vs. Temperature




Figure 31. Maximum Voltage Clamp on Ct Pin @ 500 μA vs. Temperature




Figure 32. Internal Current Source on Ct Pin vs. Temperature





Figure 33. Internal Current Source on Ct Pin vs.  $V_{Ct}$ 



3.0 2.9 2.8 2.7 2.6 (mA) 2.5 2.4 2.6 2.3 2.2 2.1 20 40 60 80 100 120 TEMPERATURE (°C)

Figure 34. Undervoltage Lockout, Startup Threshold vs. Temperature

Figure 35. Power Supply Current in Standby Mode vs. Temperature





Figure 36. Power Supply Current in Standby Mode vs. Power Supply Voltage – V<sub>CC</sub>



20 15 10 10 5 0 5 0 5 10 15 20 V<sub>CC</sub> (V)

Figure 37. Power Supply Current in Working Mode vs. Temperature

Figure 38. Power Supply Current in Working Mode vs. Power Supply Voltage –  $V_{CC}$ 

#### APPLICATION INFORMATION

#### Introduction

The NCP4326 is designed to regulate voltages in multiple output power supplies running in borderline or critical conduction mode. It controls two independent switches to precisely adjust two separate secondary outputs.

A precision reference voltage is integrated together with a dedicated operational amplifier to reduce the feedback loop elements to the minimum. A skip cycle feature improves the standby power in light load condition. A dedicated shutdown pin offers an easy mean to disable the secondary outputs.

#### **Regulation Principle**

The NCP4326 can handle up to three independent outputs: it provides the feedback for the main output, and can also regulates two others secondary outputs.

The secondary outputs behave as a buck converter:

- The voltage is supplied via a secondary winding voltage
- The switch, inserted in series with the flyback diode, is controlled by the NCP4326.

#### O1 On time:

• Q2 is switched ON but no current flows through Q2 due to diode D2 polarized in reverse.

#### Q1 Off time:

- Q2 is still ON and the energy is delivered to the load.
- Q2 MOSFET is kept ON till the secondary output reaches the set point.

Mosfet Q2 is switch OFF until a new cycle begins.

Figure 39 illustrates the regulation principle with only one secondary output regulated by the NCP4326, but it can regulate independently another one output, that is to say 3 independent outputs.




Figure 39. Regulation Principle Schematic

#### **Detailed Regulation Principle**

At the beginning of the Ton period the capacitor connected on Ct pin is discharged and the internal current source is shunted to  $V_{CT\_min}$  (1.6 V) via the bipolar transistor until the end of the Ton period.

The internal current source starts to charge the capacitor connected on Ct pin at the beginning of the Toff period. As long as the voltage on the Ct pin is below the CPX pin, the secondary switch is kept ON (i.e.: The secondary switch is turned ON at the beginning of the primary on—time). By this method the secondary power MOSFET can only be switched ON one time per Toff period and prevents from any hysteretic switching to the secondary side. The secondary switch is synchronized with the primary switching frequency, the secondary controller sets only the duty cycle.

The Ct capacitor value determines only the voltage swing present at the Ct pin, which it used to generate the secondary duty cycle.

The secondary regulation is working in trailing edge mode control. The trailing edge mode control has been preferred for its superior cross load performance.

The following picture (Figure 40) shows only one output regulation, but the second output regulation works similarly and independently from the other one. Nevertheless, both regulations use the same synchronization signal:

- Beginning of ON time period (switch ON of the secondary mosfet)
- The same ramp on Ct pin for adjusting in respect to the error amplifier level the secondary duty-cycle to the both outputs drives.




Figure 40. Detailed Principle Regulation

#### **Duty Cycle Control:**

Figure 41 shows the duty cycle value according the opamp output voltage (CPx pin):

- 1. If the opamp output  $(V_{CPx})$  is above the maximum ramp value  $(V_{Ct\_max1})$  on "Ct" pin then the duty cycle will be equal to 100%.
- 2. If  $V_{CPx}$  is between the max and the min value of the ramp voltage, respectively  $V_{Ct\_max1}$  and  $V_{Ct\_min1}$  then the duty cycle will be included between 0 and 100%.
- 3. If  $V_{CPx}$  is below the min ramp value ( $V_{Ct\_min1}$ ) then the output driver will be place in skip cycle mode with a null duty cycle.




Figure 41. Duty Cycle Variation versus the Feedback Voltage

Here after find the experimental results illustrating the skip cycle feature:




Figure 42. All Duty Cycle Representation

#### **Detailed Soft-Start Behavior**

A soft-start is proposed to avoid a high peak current during startup sequences in trailing edge mode control. Increasing smoothly the secondary duty cycle from zero to the nominal value in trailing edge mode control does not limit this current (see Figure 43).

NCP4326 is a voltage mode controller type (i.e. the secondary peak current is not sensed); the peak current sensing can not be used to ensure a proper peak current ramp up on secondary side.

Instead of controlling the peak current ramp up, if the secondary controller smoothly ramps up the duty cycle then

the result will not yield a smooth ramp up peak current as in conventional PWM controllers (see Figure 43).

As depicted in Figure 43, when the secondary duty cycle is increased smoothly the peak current does not ramp up. It is not possible to have a ramp up peak current because at the beginning of the OFF time period the flux stored in the flyback transformer is at the maximum value so the peak current yields by this flux will be also at a maximum value. Consequently, the peak current is not linked to the duty cycle width. The peak current is only linked to the energy stored in the flyback transformer and the current sharing during the primary OFF time.




Figure 43. Increasing Smoothly the Duty Cycle Does Not Yield a Smooth Peak Current Ramp up

The new patented soft-start is based on the flux transformer reconstruction concept with leading edge mode control during a startup sequence only.

A startup sequence can be arisen with the 3 following cases:

- 1. The power supply unit is just plug on the main supply, in this case there is a general startup.
- 2. The power supply unit is running but one or the both outputs are disabled, thus by enabling the output a new startup happened.
- 3. The power supply unit is running but the secondary controller is in standby mode (STBY pin grounded), when the standby mode is left, a startup sequence happen if at least one of the outputs is enable.

The idea of this soft-start is to reconstruct the flux image inside the flyback transformer, and to compare this image with a slow ramp up voltage on enable pin, to generate a smooth increasing duty cycle in leading edge mode. The leading edge mode control guarantees that the peak current ramps up smoothly. Because the secondary duty cycle finishes at the OFF-time end and starts just before.

At the end of the off time period and due to the primary controller running in critical conduction mode; the flux in the transformer is null, so the peak will start from zero to reach the nominal value.

Figure 44 illustrates the driver synchronization in soft–start sequence.




Figure 44. Startup Sequence Illustrating the Leading Edge Mode Control

Due to the internal current source and the external capacitor connected on enable pin (EN1 and EN2 pin); a voltage ramp is generated that it fixes the soft–start time; by

playing with the capacitor value the soft–start time can be adjusted to fit the application startup time.

#### How Does the Enable Pin Work?

The enable pin cumulates two functions; it enables/disables the driver and it generates the soft–start time in leading edge mode control in order to control the ramp up peak current during a startup sequence.

According the enable pin voltage level  $(V_{ENX})$  there are three modes:

- 1. DISABLE MODE: when  $V_{ENx} < V_{ENX TH1}$
- 2. SOFT-START MODE; when VENY THIS VENY SURVEY
- $\begin{aligned} & \text{when } V_{ENX\_TH1} < V_{ENx} < V_{ENX\_TH2} \\ & \text{3. ENABLE MODE (or NORMAL OPERATION):} \\ & \text{when } V_{ENX} > V_{ENX\_TH2} \end{aligned}$

At the end of the soft-start mode (duration fixed by the capacitor connected to enable pin) if the output voltage is not entered in regulation then the duty cycle is fixed to 100% until the output reaches the regulation.

If the soft–start mode takes a longer time than the time needed to reach the regulation level, the controller enters in a mixed mode. During the mixed mode the duty cycle is a mixed of the soft–start mode duty cycle generation and the duty cycle from the normal regulation. Thus the transition from the soft–start mode and the normal operation is done smoothly without discontinuity on the duty cycle (see Figure 45).




Figure 45. End of Startup Sequence Illustrating the Smooth Transition from Soft–Start to Normal Mode via the Mixed Mode

#### Flux Image Reconstruction

With a primary controller working in critical conduction mode the core flux inside the transformer is null at each beginning primary switching cycle.

Measuring the flux means integrating the voltage present on a transformer winding. But a simple integration yields a saw tooth voltage waveform centered to zero volts. Thus this saw tooth represents the flux variation in the transformer core and must be offset in order to have a true image of the flux with a minimum voltage close to zero volts.

What we need is a triangle with a FIXED lower level, being equal to or somewhat above zero. This necessitates the resetting of the integrator at the beginning of each primary on–time. In practice, it means we quickly discharge the integrator capacitor just before the primary on–time and release this capacitor at the start of the primary on–time.

A negative auxiliary winding or a forward winding can be used to build the flux image via a simple RC network, which it ensures the integration then the NCP4326 fixes the lower level.

Figure 46 shows how the flux image is built and used for the soft–start sequence.

The RC network (Rint & Cint) connected to the negative output winding does the integration of the voltage present on this winding that it yields the flux image. Then the voltage available on Flux pin is clamped between a low and high level (respectively  $V_{Flux\_L}$  and  $V_{Flux\_H}$ ) in order to ensure a positive saw tooth on Flux pin. After that the voltage on Flux pin is amplified 10 times and an offset is inserted to ensure the disable function when the enable pin is below  $V_{ENX\_TH1}$ . More over the internal voltage clamp ( $V_{ENX\_TH2} = 4.5$  V) ending the soft–start duty cycle generation when the voltage on enable pin is between  $V_{ENX\_TH2}$  and  $V_{ENX\_TH2}$ .

Next the internal Flux image (label Int\_Flux on Figure 46) is compared with the enable pin voltage for generating the soft–start duty cycle in leading edge mode control.

On enable pin we have an internal current source that it charge the external capacitor and fix the soft–start time by playing with the capacitor value. If the controller is placed in standby mode then the enable capacitor is discharged by the internal switch. The internal clamp limits the voltage range on the enable pin.




Figure 46. Soft-Start Detailed Schematic View

Soft-start experimental results are illustrated by the Figure 47.




Figure 47. Soft-Start Duty Cycle Generation During the Startup Sequence

www.BDTIC.com/ON

In a startup sequence, the voltage output is null so the error amplifier output is at its max value, so the duty cycle from the PWM\_reg signal is at 100% duty cycle. The duty cycle is only limited by the soft–start feature: the switch ON is done when the Int\_Flux voltage is become lower than the enable pin voltage and the switch OFF is done when the Int\_Flux is become higher than the enable pin voltage.

The following Figure 48 show a real soft—start on a typical application. The limited peak current during the soft—start allows selecting smaller mosfet (for example SOT23 package without risk of exceeding the max non repetitive peak current "IDM").




Figure 48. Startup Sequence with Soft-Start on 1V8 Output at Full Load

#### **Standby Pin Feature Description**

The standby pin enables or disables the controller in order to save some power when the power supply is in standby mode. In standby mode all the internal power supplies and references are shut down, except the  $V_{DD1}$  and the voltage reference connected to the shunt regulator. The shunt regulator bloc works during the standby mode for supplying the feedback to the primary controller.

When the standby pin is released the both drivers are kept in OFF state during T<sub>stby\_off</sub> time to prevent any parasitic switches on the driver before the internal power ON of the controller is fully finished.

Practically the internal standby signal for the driver is delayed and in the mean time the internal power waking up is done.




Figure 49. Standby Delay Definition

#### **Synchronization Pin**

The NCP4326 needs to be synchronized with the primary controller, a dedicated pin ensures this function just by sensing a secondary winding voltage and fill ern g it

The RC network (Rsync1 and Csync) filters the secondary winding and Rsync2 limits the current through the internal zener diode when the voltage exceeds the zener clamp level on when the zener conduct in forward node (when the voltage winding is no gative).




Figure 50. Synchronization Pin Wiring




Figure 51. Soft-Start Duty Cycle Generation During the Startup Sequence.

During the primary on time, the secondary winding voltage is equal to the input voltage multiplied by the transformer turn ratio. At the primary switch on or the falling edge on the secondary winding voltage, the C canacito voltage is reset to VC min and keeps it to his value is long as the primary switch is in O.V stake. Then when the primary ON time ends the Ct capacitor voltage is released, thus with the internal current source on Ct pin, the voltage capacitor rises linearly until a new primary switching cycle.

#### **Primary Feedback Regulation**

The NCP4326 integrates a precision reference voltage, which together with a dedicated operational amplifier reduces the feedback loop element to hominimum. This error oper tional amplifier with the reference voltage has alled the substitutional and offers the same behavior of a traditional TL431 or TLV431.




Figure 52. Equivalent Schematic of the Shunt Regulator

The operational amplifier is an open collector type that it allows to sink the current from the opto-coupler from any voltage source level.

Figure 53 illustrates an example of a close loop feedback connection from the secondary and the primary side.




Figure 53. Primary Feedback Connection

#### **Components Determination**

#### **RC Network on Flux Pin**

The flux image can be obtained with a negative output or with a forward configuration. The integration yie, is the flux image inside the transfermer. This integration will be to be with a basic integra or.

The time constant of this integrator should be significantly large compare to the maximum primary switching period. For example the time constant can be 5–10 times larger. Thus the resistor acts like a constant current source during the period, so that the voltage across the capacitor rises and falls linearly.

The internal flux signal (Int Flux, see Figure 46) is clamped to 4.5 volts in order to ensure a proper disable soft-start function when the enable pin voltage is at its maximum value (5.0 V).

For achieving a proper soft-start without any action from the 4.5 V internal clamp, the maximum input voltage on flux pin must be lower or equal to:

$$\frac{V_{clamp} - V_{offset}}{OpAmp\_gain} that yields \frac{4.5 - 0.5}{10} = 0.4 \text{ V}.$$

So Vflux pin should be lower or equal to 400 mV when the power supply is in full load condition and at low line input voltage.

Practically in case of universal input voltage range and with a maximum output power to 16 W, a  $\frac{1}{2}$ 0 n  $\frac{2}{3}$  capacitor is selected and the resistor is adjusted guaranteed a maximum voltage of the flux to 40 kmV at I w line input voltage. This gives a 22 k $\Omega$  resistor.

#### **Ct Capacitor**

This capacitor is used to create the saw tooth for achieving the pulse width modulation (PWM) for the both secondary outputs regulated by the NCP4326.

The capacitor value can be determined with the following

$$\begin{array}{lll} \text{I} = \text{C}\frac{\Delta V}{\Delta t} \Leftrightarrow \text{C} = \text{I}\frac{\Delta t}{\Delta V}, & \text{where} & \text{I} = \text{I}_{Ct}, & \Delta V = \\ (V_{CT\_max1} - V_{CT\_min}), \Delta t = \text{primary off time (time during the} \end{array}$$


capacitor is charged).

The capacitor value is calculated in the worst condition:

- $I = I_{Ctmax} = 700 \mu A$
- $\Delta V = (V_{CT_max1} V_{CT_min}) = 4.0 1.6 = 2.4 \text{ V}$
- $\Delta t = \text{maximum primary off time in worst case condition}$ (Full load and low line input).

#### PACKAGE DIMENSIONS

SOIC-16 **D SUFFIX** CASE 751B-05 **ISSUE J** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27 BSC		0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

www.BDTIC.com/ON

# www.BDTIC.com/ON

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.