## NLAS4501

## Single SPST Analog Switch

The NLAS4501 is an analog switch manufactured in sub-micron silicon-gate CMOS technology. It achieves very low $\mathrm{R}_{\mathrm{ON}}$ while maintaining extremely low power dissipation. The device is a bilateral switch suitable for switching either analog or digital signals, which may vary from zero to full supply voltage.

The NLAS4501 is pin-for-pin compatible with the MAX4501. The NLAS4501 can be used as a direct replacement for the MAX4501 in all 2.0 V to 5.5 V applications where a $\mathrm{R}_{\mathrm{ON}}$ performance improvement is required.

The Enable pin is compatible with standard CMOS outputs when supply voltage is nominal 5.0 Volts. It is also over-voltage tolerant, making it a very useful logic level translator.

- Guaranteed $\mathrm{R}_{\mathrm{ON}}$ of $32 \Omega$ at 5.5 V
- Low Power Dissipation: $\mathrm{I}_{\mathrm{CC}}=2 \mu \mathrm{~A}$
- Provides Voltage translation for many different voltage levels
3.3 to 5.0 V , Enable pin may go as high as +5.5 Volts
1.8 to 3.3 V
1.8 to 2.5 V
- Improved version of MAX4501 (at any voltage between 2 and 5.5 Volts)
- Chip Complexity: FETs 11
- Pb-Free Packages are Available


Figure 1. Pinout (Top View)


ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

MARKING
DIAGRAMS


DF SUFFIX
CASE 419A


| PIN ASSIGNMENT |  |
| :---: | :---: |
| 1 | COM |
| 2 | NO |
| 3 | GND |
| 4 | ENABLE |
| 5 | $\mathrm{~V}_{\mathrm{CC}}$ |

FUNCTION TABLE

| On/Off Enable Input | State of Analog Switch |
| :---: | :---: |
| L | Off |
| H | On |

## ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Positive DC Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | Digital Input Voltage (Enable) | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IS }}$ | Analog Output Voltage ( $\mathrm{V}_{\text {NO }}$ or $\mathrm{V}_{\text {Com }}$ ) | -0.5 to $\mathrm{V}_{\mathrm{CC}} \quad+0.5$ | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Current, Into or Out of Any Pin | $\pm 20$ | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 Seconds | 260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction Temperature under Bias | + 150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance SC70-5/SC-88A (Note 1) <br> TSOP-5  | $\begin{aligned} & 350 \\ & 230 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{P}_{\mathrm{D}}$ | $\begin{array}{lr}\text { Power Dissipation in Still Air at } 85^{\circ} \mathrm{C} & \text { SC70-5/SC-88A } \\ \text { TSOP-5 }\end{array}$ | $\begin{aligned} & \hline 150 \\ & 200 \end{aligned}$ | mW |
| MSL | Moisture Sensitivity | Level 1 |  |
| $\mathrm{F}_{\mathrm{R}}$ | Flammability Rating Oxygen Index: 30\%-35\% | UL-94-VO (0.125 in) |  |
| $\mathrm{V}_{\mathrm{ESD}}$ | ESD Withstand VoltageHuman Body Model (Note 2) <br> Machine Model (Note 3) <br> Charged Device Model (Note 4) | $\begin{gathered} >2000 \\ >100 \\ \text { N/A } \end{gathered}$ | V |
| ILatch-Up | Latch-Up Performance Above $\mathrm{V}_{\mathrm{CC}}$ and Below GND at $85^{\circ} \mathrm{C}$ (Note 5) | $\pm 300$ | mA |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm -by-1 inch, 2-ounce copper trace with no air flow.
2. Tested to EIA/JESD22-A114-A.
3. Tested to EIA/JESD22-A115-A.
4. Tested to JESD22-C101-A.
5. Tested to EIA/JE SI/
RECOMMENDED OPERATING CONDITIONS

RECOMMENDED OPERATING CONDITIONS

| Symbol | Characteristics |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Positive DC Supply Voltage |  | 2.0 | 5.5 | V |
| $\mathrm{V}_{\text {IN }}$ | Digital Input Voltage (Enable) |  | GND | 5.5 | V |
| $\mathrm{V}_{10}$ | Static or Dynamic Voltage Across an Off Switch |  | GND | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\text {IS }}$ | Analog Input Voltage (NO, COM) |  | GND | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature Range, All Package Types |  | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise or Fall Time, (Enable Input) | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 100 \\ & 20 \end{aligned}$ | ns/V |

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1\% BOND FAILURES

| Junction <br> Temperature ${ }^{\circ} \mathbf{C}$ | Time, Hours | Time, Years |
| :---: | :---: | :---: |
| 80 | $1,032,200$ | 117.8 |
| 90 | 419,300 | 47.9 |
| 100 | 178,700 | 20.4 |
| 110 | 79,600 | 9.4 |
| 120 | 37,000 | 4.2 |
| 130 | 17,800 | 2.0 |
| 140 | 8,900 | 1.0 |



Figure 2. Failure Rate vs. Time Junction Temperature

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

| Symbol | Parameter | Condition | $\mathrm{V}_{\mathrm{cc}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage, Enable Inputs |  | $\begin{aligned} & \hline 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 1.5 \\ & 2.1 \\ & 3.15 \\ & 3.85 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ |  | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low-Level Input Voltage, Enable Inputs |  | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | - - - |  | $\begin{gathered} 0.5 \\ 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Maximum Input Leakage Current, Enable Inputs | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ or GND | 0 V to 5.5 V | - | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Cc}}$ | Maximum Quiescent Supply Current (per package) | $\begin{aligned} & \text { Enable and VIS = VCC or } \\ & \text { GND } \end{aligned}$ | 5.5 | - | - | 1.0 | $\mu \mathrm{A}$ |

DC ELECTRICAL CHARACTERISTICS - Analog Section

| Symbol | Parameter | Condition | $\mathrm{V}_{\mathrm{cc}}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Ron | Maximum ON Resistance (Figures 8-12) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IS}}=\mathrm{V}_{\mathrm{CC}} \text { to } \mathrm{GND} \\ & \mathrm{I}_{\mathrm{IS}} \mathrm{I}=\leq 10.0 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & \hline 45 \\ & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & 50 \\ & 35 \\ & 25 \end{aligned}$ | $\Omega$ |
| $\mathrm{R}_{\text {FLAT(ON) }}$ | ON Resistance Flatness | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \\ \mathrm{I}_{\mathrm{IS}} \mathrm{I}=\leq 10.0 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{IS}}=1 \mathrm{~V}, 2 \mathrm{~V}, 3.5 \mathrm{~V} \end{array}$ | 4.5 | - | 4.0 | 4.0 | $\Omega$ |
| $\mathrm{I}_{\text {NO(OFF) }}$ | Off Leakage Current, Pin 2 (Figure 3) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | $1.0$ | 100 | nA |
| ICOm(OFF) | Off Leakage Current, Pin 1 (Figure 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \text { or } 1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{COM}}=1.0 \mathrm{~V} \text { or } 4.5 \mathrm{~V} \end{aligned}$ | 5.5 |  | 1.0 | 100 | nA |

AC ELECTRICAL CHARACTERISTICS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | Test Conditions | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | Guaranteed Max Limit |  |  |  |  |  | $<125^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ |  |  | $<85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{ON}}$ | Turn-On Time | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \text { (Figures 4, 5, and 13) } \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 7.0 \\ & 5.0 \\ & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{gathered} 14 \\ 10 \\ 9 \\ 9 \end{gathered}$ |  |  | $\begin{aligned} & 16 \\ & 12 \\ & 11 \\ & 11 \end{aligned}$ |  |  | 16 12 11 11 | ns |
| toff | Turn-Off Time | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ <br> (Figures 4, 5, and 13) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{array}{\|c\|} \hline 11.0 \\ 7.0 \\ 5.0 \\ 5.0 \end{array}$ | $\begin{aligned} & 22 \\ & 14 \\ & 10 \\ & 10 \end{aligned}$ |  |  | 14 16 12 12 |  |  | 24 16 12 12 | ns |


|  |  | Typical @ 25, $\mathbf{V}_{\mathbf{C C}}=\mathbf{5 . 0} \mathbf{V}$ |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Maximum Input Capacitance, Select Input | 8 | pF |
| $\mathrm{C}_{\mathrm{NO} \text { or }} \mathrm{C}_{\mathrm{NC}}$ | Analog I/O (swith off) | 10 |  |
| $\mathrm{C}_{\mathrm{COM} \text { (OFF) }}$ | Common I/O (switch off) | 10 |  |
| $\mathrm{C}_{\mathrm{COM} \text { (ON) }}$ | Feedthrough (switch on) | 20 |  |

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

| Symbol | Parameter | Condition | $\begin{gathered} \mathrm{v}_{\mathrm{cc}} \\ \mathrm{~V} \end{gathered}$ | Limit | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $25^{\circ} \mathrm{C}$ |  |
| BW | Maximum On-Channel -3dB Bandwidth or Minimum Frequency Response | $\mathrm{V}_{\mathrm{IS}}=0 \mathrm{dBm}$ <br> $\mathrm{V}_{\text {IS }}$ centered between $\mathrm{V}_{\mathrm{CC}}$ and GND <br> (Figures 6 and 14) | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 190 \\ & 200 \\ & 220 \end{aligned}$ | MHz |
| $\mathrm{V}_{\text {ONL }}$ | Maximum Feedthrough On Loss | $\mathrm{V}_{\mathrm{IS}}=0 \mathrm{dBm} @ 10 \mathrm{kHz}$ <br> $\mathrm{V}_{\text {IS }}$ centered between $\mathrm{V}_{\mathrm{CC}}$ and GND (Figure 6) | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline-2 \\ & -2 \\ & -2 \end{aligned}$ | dB |
| VISO | Off-Channel Isolation | $\mathrm{f}=100 \mathrm{kHz} ; \mathrm{V}_{\mathrm{IS}}=1 \mathrm{VRMS}$ <br> $\mathrm{V}_{\text {IS }}$ centered between $\mathrm{V}_{\mathrm{CC}}$ and GND <br> (Figures 6 and 15) | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | -93 | dB |
| Q | Charge Injection <br> Enable Input to Common I/O | $\begin{aligned} & \hline V_{I S}=V_{C C ~ t o ~} G N D, F_{I S}=20 \mathrm{kHz} \\ & \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns} \\ & \mathrm{R}_{\mathrm{IS}}=0 \Omega, C_{\mathrm{L}}=1000 \mathrm{pF} \\ & \mathrm{Q}=\mathrm{C}_{\mathrm{L}} * \Delta \mathrm{~V}_{\text {OUT }} \\ & \text { (Figures } 7 \text { and 16) } \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \end{aligned}$ | pC |
| THD | Total Harmonic Distortion THD + Noise | $\mathrm{F}_{\text {IS }}=20 \mathrm{~Hz}$ to $1 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=$ Rgen $=600 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ <br> $\mathrm{V}_{\text {IS }}=3.0 \mathrm{~V}_{\mathrm{PP}}$ sine wave <br> $V_{\text {IS }}=5.0 \mathrm{~V}_{\mathrm{PP}}$ sine wave <br> (Figure 17) | $\begin{aligned} & 3.3 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 0.3 \\ 0.15 \end{gathered}$ | \% |



Figure 3. Switch Leakage vs. Temperature


Figure 5. ton/toff


Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. $\mathrm{V}_{\text {ISO }}$, Bandwidth and $\mathrm{V}_{\mathrm{ONL}}$ are independent of the input signal direction.
$\mathrm{V}_{\text {ISO }}=$ Off Channel Isolation $=20 \mathrm{Log}\left(\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}\right)$ for $\mathrm{V}_{\text {IN }}$ at 100 kHz
$\mathrm{V}_{\mathrm{ONL}}=$ On Channel Loss $=20$ Log $\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{V}_{\text {IN }}}\right)^{\text {for }} \mathrm{V}_{\mathrm{IN}}$ at 100 kHz to 50 MHz
Bandwidth $(B W)=$ the frequency 3 dB below $\mathrm{V}_{\mathrm{ONL}}$
Figure 6. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/ $V_{\text {ONL }}$


Figure 7. Charge Injection: (Q)


Figure 8. $\mathrm{R}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{COM}}$ and $\mathrm{V}_{\mathrm{CC}}\left(@ 25^{\circ} \mathrm{C}\right)$


Figure 10. R $\mathrm{O}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\text {COM }}$ and Temperature, $\mathrm{V}_{\mathrm{Cc}}=2.5 \mathrm{~V}$


Figure 12. R $\mathrm{R}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{COM}}$ and Temperature, $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$


Figure 9. Ron vs. $\mathrm{V}_{\text {COM }}$ and Temperature, $V_{C C}=2.0 \mathrm{~V}$


Figure 11. R $\mathrm{O}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\text {COM }}$ and Temperature, $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$


Figure 13. Switching Time vs. Supply Voltage, $\mathrm{T}=25^{\circ} \mathrm{C}$


Figure 14. ON Channel Bandwidth and Phase Shift Over Frequency


Figure 15. Off Channel Isolation

Figure 17. THD vs. Frequency

DEVICE ORDERING INFORMATION

|  | Device Nomenclature |  |  |  |  | Package Type | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device Order Number | Circuit Indicator | Technology | Device Function | Package Suffix | Tape \& Reel Suffix |  |  |
| NLAS4501DFT2 | NL | AS | 4501 | DF | T2 | SC-88A | $\begin{gathered} 178 \mathrm{~mm}(7) \\ 3000 / \text { Tape \& Reel } \end{gathered}$ |
| NLAS4501DFT2G | NL | AS | 4501 | DF | T2 | $\begin{gathered} \text { SC-88A } \\ \text { (Pb-Free) } \end{gathered}$ | $\begin{gathered} 178 \mathrm{~mm}(7) \\ 3000 / \text { Tape \& Reel } \end{gathered}$ |
| NLAS4501DTT1 | NL | AS | 4501 | DT | T1 | SOT-23/TSOP-5 | 178 mm (7 inch) 3000 / Tape \& Reel |
| NLAS4501DTT1G | NL | AS | 4501 | DT | T1 | $\begin{aligned} & \text { SOT-23/TSOP-5 } \\ & \text { (Pb-Free) } \end{aligned}$ | 178 mm (7 inch) 3000 / Tape \& Reel |

[^0]
## PACKAGE DIMENSIONS

## SC-88A, SOT-353, SC-70

DF SUFFIX
CASE 419A-02
ISSUE J

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 0.071 | 0.087 | 1.80 | 2.20 |  |  |
| B | 0.045 | 0.053 | 1.15 | 1.35 |  |  |
| C | 0.031 | 0.043 | 0.80 | 1.10 |  |  |
| D | 0.004 | 0.012 | 0.10 | 0.30 |  |  |
| G | 0.026 |  | BSC | 0.65 BSC |  |  |
| H | -- |  | 0.004 | --- |  |  |
| J | 0.004 | 0.010 | 0.10 |  |  |  |
| K | 0.004 | 0.012 | 0.10 |  |  |  |
| N | 0.008 |  | REF | 0.20 |  | REF |
| S | 0.079 | 0.087 |  |  |  |  |


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

## SOT23-5/TSOP-5/SC59-5 <br> DT SUFFIX

CASE 483-02
ISSUE H


DETAIL Z

NOTES

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
5. OPTIONAL CONSTRUCTION: AN

ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 3.00 BSC |  |
| B | 1.50 |  |
| BSC |  |  |
| $\mathbf{C}$ | 0.90 | 1.10 |
| D | 0.25 | 0.50 |
| G | 0.95 | BSC |
| $\mathbf{H}$ | 0.01 | 0.10 |
| $\mathbf{J}$ | 0.10 | 0.26 |
| $\mathbf{K}$ | 0.20 | 0.60 |
| $\mathbf{L}$ | 1.25 | 1.55 |
| $\mathbf{M}$ | $0^{\circ}$ | $10^{\circ}$ |
| $\mathbf{S}$ | 2.50 | 3.00 |



SOLDERING FOOTPRINT*

*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### Abstract

ON Semiconductor and (ON) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## IITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421337902910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca Sales Representative


[^0]:    $\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

