

Die: 3.1mmx1.45mmx0.102mm




Product Description

RFMD's SDA-2000 is a directly coupled (DC) GaAs microwave monolithic integrated circuit (MMIC) distributed driver amplifier die designed to support a wide array of high frequency commercial, military, and space applications. They are ideal for wideband amplifier gain blocks, modulators, clock drivers, broadband automated test equipment (ATE), military, and aerospace applications.

Optimum Technology Matching® Applied

- ☐ GaAs HBT
- ☐ GaAs MESFET
- ☐ InGaP HBT
- ☐ SiGe BiCMOS
- ☐ Si BiCMOS
- ☐ SiGe HBT
- ☒ GaAs pHEMT
- ☐ Si CMOS
- ☐ Si BJT
- ☐ GaN HEMT
- ☐ InP HBT
- ☐ RF MEMS
- ☐ LDMOS



Features

- DC to 22GHz Operation
- Output Voltage to 8V_{pp}
- Gain=12dB Typical
- Noise Figure=5.5dB Typical
- 410mA Total Current

Applications

- Drive for Single-Ended (SE) MZM
- NRZ, DPSK, ODB, RZ
- Clock Driver for RZ and CS Pulse Carver
- Broadband ATE
- Military
- Aerospace

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
Electrical Specifications					T _A = +25 °C, V _{DD} = +8V, V _{G2} = +3.5 V _{DC} , I _{DD} = 410 mA*
Operating Frequency	DC		22	GHz	3 dB BW
Gain		12		dB	10GHz
Output Voltage		8		V _{p-p}	
OIP3 at Mid-Band		38		dBm	10GHz
P1dB at Mid- Band		24		dBm	10 GHz
Noise Figure at Mid-Band		6.0		dB	10GHz
Input Return Loss		20		dB	
Output Return Loss		17.5			
Supply Current		410		mA	
Supply Voltage		8.0		V _{DC}	

*Adjust VTI between -2.0V_{DC} to 0V_{DC} to achieve I_{DD}=410mA typical.

Absolute Maximum Ratings

Parameter	Rating	Unit
Drain Bias Voltage (V _{DD})	+9.0	V _{DC}
Gate Bias Voltage (V _{TI})	-2 to +1	V _{DC}
Gate Bias Voltage (V _{G2})	(V _{DD} -8.0) to V _{DD}	V _{DC}
RF Input Power (V _{DD} =+7.0V _{DC})		dBm
Operating Junction Temperature (T _J)	+175	°C
Continuous Power Dissipation (T=+85°C)	5	W
Thermal Resistance (Pad to Die Bot-tom)	17	°C/W
Storage Temperature	-40 to +150	°C
Operating Temperature	-40 to +85	°C
ESD JESD22-A114 Human Body Model (HBM)	Class 0 (All Pads)	



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.





RoHS status based on EUDirective2002/95/EC (at time of this document revision).




The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended applica-cation circuitry and specifications at any time without prior notice.

Typical Electrical Performance


(See section at the end of the data sheet for measurement comments)

Data Set for V_{DD}=5.0V, V_{G2}=2.2V











Die Drawing



1. All dimensions in microns
2. No connection required for unlabeled bond pads
3. Die thickness is 0.102mm (4 MIL)
4. Typical bond pad is 0.100mm square
5. Backside metallization: gold
6. Backside metal is ground
7. Bond pad metallization: gold

Pin	Function	Description	Interface Schematic
1	RFIN	RF Input. This pad is DC coupled and matched to 50Ω from DC to 22GHz. 50Ω microstrip transmission line on 0.127mm (5mil) thick alumina thin film substrate is recommended for RF input and output. A DC blocking capacitor is required for this connection. The value of this capacitor will be based on the desired frequency range of application.	
2	VG2	Each amplifier stage in the SDA-2000 is a cascade configuration. The gate of each upper FET in the cascade amplifiers is biased with the 3.5V _{DC} (for V _{DD} =8V). The DC connection for the upper device gates runs across the length of the die. Pads 2 and 5 are both on this DC connection but are on opposite ends of the die. The V _{G2} connection can therefore be placed on either pad. A bypass capacitor is recommended on both ends, pads 2 and 5.	
3	VTO	The output drain termination pad. This pad requires a 1000pF bypass capacitor with the shortest wirebond length to prevent low frequency gain ripple.	
4	RFOUT and VDD	RF Output. 50Ω microstrip transmission line on 0.127mm (5mil) thick alumina thin film substrate is recommended for RF input and output. Connect the DC bias (V _{DD}) network to provide drain current (I _{DD}). Note: Drain Bias (V _{DD}) must be applied through a broadband bias tee or external bias network.	
5	VCAS	Each amplifier stage in the SDA-2000 is a cascade configuration. The gate of each upper FET in the cascade amplifiers is biased with the 3.5V _{DC} (for V _{DD} =8V). The DC connection for the upper device gates runs across the length of the die. Pads 2 and 5 are both on this DC connection but are on opposite ends of the die. The V _{G2} connection can therefore be placed on either pad. A bypass capacitor is recommended on both ends, pads 2 and 5.	
6	VG21	Not connected.	
7	VTI	Input gate voltage for the lower devices in the cascade amplifier. This pad also serves as the RF ground for the input termination resistor. The DC voltage applied to this pad will be between -2.0V _{DC} (device is pinched OFF) to 0V _{DC} (fully ON). The value of this capacitor will effect the low frequency response of the amplifier.	
Die	GND	Ground connection. Connect die bottom directly to ground plane for best performance. NOTE: The die should be connected directly to the ground plane with conductive epoxy.	


Bias Sequence (turn device on):

- VTI - Apply negative -2.0 volts. (This shuts the device off.)
- VG2 - Apply positive 3.5 volts.
- VDD - Apply positive 8.0 volts to the RF output bias tee.
- Important - Adjust VTI between -2 to +1.0 volts to achieve I_{DD}=410mA nominal.


Bias Sequence (turn device off):

- VTI - Return to negative -2.0 volts.
- VDD - Remove positive 8.0 volts to the RF output bias tee.
- VG2 - Remove positive 3.5 volts.

Assembly Diagram




Application Circuit Schematic



NOTE: Drain Bias (Vdd) must be applied through a broadband bias tee or external bias network.

SDA-2000 Product Image



Measurement Technique

All data presented in this document represents the integrated circuit and accompanying bond wires.

All performance data reported in this document were measured in the following manner. Data was taken using a temperature controlled probe station utilizing 150µm pitch GSG probes. The interface between the probes and integrated circuit was made with a coplanar to microstrip ceramic test interface. The test interface was wire bonded to the die using 1mil diameter bond-wires. The spacing between the test interface and the die was 200µm, and the bond wire loop height was 100µm. The calibration of the test fixture included the probes and test interfaces, so that the measurement reference plane was at the point of bond wire attachment to the ceramic interface.

Ordering Information

Part Number	Description	Delivery Method	Die/GelPak
SDA-2000	GaAs Distributed Amplifier, 22GHz	GelPak	10 or more
SDA-2000SB	Sample Bag, GaAs Distributed Amplifier, 22GHz	GelPak	2