128Mbit GDDR2 SDRAM

1M x 32Bit x 4 Banks with Differential Data Strobe and DLL GDDR2 SDRAM

Revision 1.7 January 2003

Samsung Electronics reserves the right to change products or specification without notice.

Revision History

Revision 1.7 (January 23, 2003) - Changed the device name from GDDR-II to GDDR2

Revision 1.6 (December 18, 2002)

- Typo corrected

Revision 1.5 (December 4, 2002)

- Typo corrected

Revision 1.4 (November 12, 2002)

- Changed the device name from DDR-II to GDDR-II
- Typo corrected

Revision 1.3 (November 8, 2002)

- Typo corrected

Revision 1.2 (November 5, 2002)

- Typo corrected
- Changed the Icc6 from 3mA to 7mA

Revision 1.1 (October 30, 2002)

- Typo corrected

Revision 1.0 (September 30, 2002)

- Changed tCK(max) from 4.5ns to 4.0ns

Revision 0.7 (September 12, 2002)

- Added IBIS curve in the spec
- Defined DC spec
- Typo corrected
- Defined Burst Write with AP (AL=0) Table.
- Defined On-die Termination Status of 2Banks System Table.
- Changed CIN1,CIN2,CIN3,Cout and CiN4 from 3.5pF to 3.0pF
- Removed CL(Cas Latency) 8 from the spec
- Changed VDD form $2.5V + 5%$ to $2.5V + 0.1V$
- Changed speed bin from 500/400/333MHz to 500/450/400MHz
- Changed EMRS table

Revision 0.6 (February 28, 2002)

- Changed WL(write latency) from RL(read latency) -1 to AL(additive latency) +1
- Changed tIH/tSS during EMRS from 5ns to 0.5tCK
- Changed tRCDWR
- Changed package ball location of CK, /CK, CKE

Revision 0.5 (January 2002)

- Eliminated DLLEN pin
- Power-up sequence

Revision 0.4 (January 2002)

- Changed EMRS Table
- Changed Self-Refresh exit mode
- Changed On-die Termination Control
- Changed OCD Control method
- Power-up sequence

Revision 0.3 (December 2001)

- Noted the ball names changed from DDR-1 and exchanged DQS and /DQS ball location.
- Added On-die termination control
- Changed OCD align mode entry / exit timing
- Added target value of Data & DQS input/output capacitance(DQ0~DQ31)
- Added Table for auto precharge control
- Typo corrected.

Revision 0.2 (November 2001)

- Data Strobe Scheme is changed from DQS separation of Read DQS, Write DQS to Differential and Bi-directional DQS
- OCD adjustment
- Controlled DQ is changed from DQ0, WDQS2 to DQ23, DQS2 and /DQS2

Revision 0.1 (October 2001)

- Data Strobe Scheme is changed from Bi-directional DQS to DQS separation to Read DQS, Write DQS
- Package Ball layout is changed for mirror package.
- OCD adjustment
- Controlled DQ is changed from DQ0, DQS0 to DQ23, WDQS2
- Added DM descriptions
- 1bank, 2bank system
- Added System Selection mode in EMRS table.

Revision 0.0 (August 2001)

1M x 32Bit x 4 Banks GDDR2 Synchronous DRAM with Differential Data Strobe

FEATURES

- 2.5V \pm 0.1V power supply for device operation
- 1.8V \pm 0.1V power supply for I/O interface
- On-Die Termination for all inputs except CKE,ZQ
- Output Driver Strength adjustment by EMRS
- SSTL_18 compatible inputs/outputs
- 4 banks operation
- MRS cycle with address key programs
	- CAS latency : 5, 6, 7 (clock)
	- Burst length : 4 only
	- Burst type : sequential only
- Additive latency (AL): 0.1(clock)
- Read latency(RL) : CL+AL
- Write latency(WL) : AL+1
- Differential Data Strobes for Data-in, Date out ;
	- 4 DQS and /DQS(one differential strobe per byte) - Single Data Strobes by EMRS.
- Edge aligned data & data strobe output
- Center aligned data & data strobe input
- DM for write masking only
- Auto & Self refresh
- 32ms refresh period (4K cycle)
- (16ms is under consideration)
- 144 Ball FBGA
- Maximum clock frequency up to 500MHz
- Maximum data rate up to 1Gbps/pin
- DLL for Address, CMD and outputs

ORDERING INFORMATION

GENERAL DESCRIPTION

FOR 1M x 32Bit x 4 Bank GDDR2 SDRAM

The 4Mx32 GDDR2 is 134,217,728 bits of hyper synchronous data rate Dynamic RAM organized as 4 x 1,048,976 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to 4GB/s/chip. I/O transactions are possible on both edges of the clock cycle. Range of operating frequencies, and programmable latencies allow the device to be useful for a variety of high performance memory system applications.

K4N26323AE-GC 128M GDDR2 SDRAM

PIN CONFIGURATION

Normal Package (Top View)

NOTE :

1. RFU1 is reserved for A12

2. RFU2 is reserved for BA2

3. (M,13) VREF for CMD and ADDRESS

4. (M,2) VREF for Data input

K4N26323AE-GC 128M GDDR2 SDRAM

PIN CONFIGURATION

Mirror Package (Top View)

*** Under consideration**

INPUT/OUTPUT FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM (1Mbit x 32I/O x 4 Bank)

* iCK : internal clock

FUNTIONAL DESCRIPTION

PREALL = Precharge All Banks MRS = Mode Register Set
EMRS = Extended Mode Register Set
REFS = Enter Self Refresh
REFSX = Exit Self Refresh
REFA = Auto Refresh CKEL = Enter Power Down CKEH = Exit Power Down ACT = Active Write A = Write with Autoprecharge Read A = Read with Autoprecharge PRE = Precharge

K4N26323AE-GC 128M GDDR2 SDRAM

Power-Up Sequence

GDDR2 SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

1. Power Up Sequence

- Apply Power and Keep CKE at low state. (All other inputs may be undefined)
	- Apply VDD before VDDQ.
		- Apply VDDQ before VREF.
- Start low frequency clock(100MHz) and maintain stable condition for minimum 200us.
- The minimum of 200us after stable power and clock (CK, /CK), apply NOP and take CKE to be high.
- Issue precharge command for all banks of the device (tS/tH =0.5tCK).
- Issue EMRS command to initialize DRAM with DLL OFF and On-die Termination OFF(tS/tH=0.5tCK) .

 - Issue EMRS command to control DLL and decide on-die termination state. Within 100 clocks after issuing EMRS command for DLL on, stable high frequency clock should be supplied to DRAM.

(V=Valid value)

- The additional 1ms clock cycles are required to lock the DLL and determine value of on-die termination after issuing EMRS command or supplying stable clock from a controller.
- Apply NOP during Locking DLL to protect invalid command.
- Issue precharge command for all banks of the device.
- Issue EMRS command
- Issue at least 10 or more Auto refresh command to update the value of on-die termination.
- Issue a MRS command to initialize the mode register.
- Issue any command.

MODE REGISTER SET(MRS)

The mode register stores the data for controlling the various operating modes of GDDR2 SDRAM. It programs CAS latency, addressing mode, test mode and various vendor specific options to make GDDR2 SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper operation. The mode register is written by asserting low on CS, RAS, CAS and WE (The GDDR2 SDRAM should be in active mode with CKE already high prior to writing into the mode register). The state of address pins A0 \sim A11 and BA0, BA1 in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} going low is written in the mode register. Minimum four clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses Ao \sim A2, addressing mode uses A3, CAS latency (read latency from column address) uses $A4 \sim A6$. A7 is used for test mode. A9 \sim A11 are used for tWR. Refer to the table for specific codes for various addressing modes and CAS latencies.

*1. BL 4, Sequential Only

0

EXTENDED MODE REGISTER SET(EMRS)

The extended mode register stores the data output driver strength and on-die termination options. The extended mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} and high on BA0(The GDDR2 SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0 \sim A11 and BA0 in the same cycle as \overline{CS} , RAS, CAS and WE going low are written in the extended mode register. Four clock cycles are required to complete the write operation in the extended mode register. 8 kinds of the output driver strength are supported by EMRS (A9, A8, A7) code. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

*1. DLL control,ODT control,and ODT option command should be issued at low frequency clock(<100Mhz) with tIS/tIH=0.5tCK *2. When single DQS is selected, 4 /DQS pins should be connected to VREF.

SAMSUNG **ELECTRONICS**

DQS

* To support existing DDR-I user , single DQS is supported under 400MHz by EMRS option, When single DQS is selected, 4 /DQS pins should be connected to VREF.

Single DQS Timing (CL5, BL4)

Bank Activate Command

The Bank Activate command is issued by holding CAS and WE high with CS and RAS low at the rising edge of the clock. The bank addresses BA0 and BA1 are used to select the desired bank. The row address A0 through A11 is used to determine which row to activate in the selected bank. The Bank Activate command must be applied before any Read or Write operation can be executed. Immediately after the bank active command, the GDDR2 SDRAM can accept a read or write command on the following clock cycle. If a R/W command is issued to a bank that has not satisfied the tRCDmin specification, then additive latency must be programmed into the device to delay when the R/W command is internally issued to the device. The additive latency value must be chosen to assure tRCDmin is satisfied.

 Additive latencies of (0,1) are supported. Once a bank has been activated it must be precharged before another Bank Activate command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device (t_{RC}) , which is equal to tRAS + tRP. The minimum time interval between Bank Activate commands, Bank 0,1, 2, 3 (in any order), is the Bank to Bank delay time $(t_{\rm RBD})$.

Bank Activate Command Cycle : CL=7, t_{RCD}=9, AL=1, t_{RP}=8, t_{RRD}=5, t_{CCD}=2, t_{RAS}=19

Read and Write Access Modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting RAS high, CS and \overline{CAS} low at the clock's rising edge. The \overline{WE} must also be defined at this time to determine whether the access cycle is a read operation ($\overline{\text{WE}}$ high) or a write operation ($\overline{\text{WE}}$ low).

A new burst access must not interrupt the previous 4 bit burst operation. The minimum CAS to CAS delay is defined by tCCD, and is a minimum of 2 clocks for read or write cycles.

Write Latency

The Write Latency(WL) is always defined as AL(Additive Latency)+1 where Read Latency is defined as the sum of additive latency plus CAS latency (RL=AL+CL).

Posted CAS

Posted CAS operation is supported to make command and data bus efficient for sustainable bandwidths in GDDR2 SDRAM. In this operation, the GDDR2 SDRAM allows a \overline{CAS} read or write command to be issued tRCDmin or 1 tCK earlier than tRCDmin after the RAS bank activate command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of AL and the CAS latency (CL). Therefore if a user chooses to issue a R/W command before the tRCDmin, then AL (greater than 0) must be written into the EMRS.

Examples of posted CAS operation

Burst Read Command

The Burst Read command is initiated by having CS and CAS low while holding RAS and WE high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The delay from the start of the command to when the data from the first cell appears on the outputs is equal to the value of the read latency (RL). The data strobe output (DQS) is driven low 1 clock before valid data (DQ) is driven onto the data bus. The first bit of the burst is synchronized with the rising edge of the data strobe (DQS). Each subsequent data-out appears on the DQ pin in phase with the DQS signal in a source synchronous manner. The RL is equal to an additive latency (AL) plus CAS latency (CL). The CL is defined by the Mode Register Set (MRS), similar to the existing SDR and DDR-I SDRAMs. The AL is defined by the Extended Mode Register Set (EMRS).

Burst Read Operation: RL = 8 (AL = 1, CL = 7)

Burst Read Operation: RL = 7 (AL = 0 and CL = 7)

Seamless Burst Read Operation: CL = 7, AL = 1, RL = 8

The seamless burst read operation is supported by enabling a read command at every other clock. This operation is allowed regardless of same or different banks as long as the banks are activated.

Burst Write Operation

The Burst Write command is initiated by having \overline{CS} , \overline{CAS} and \overline{WE} low while holding \overline{RAS} high at the rising edge of the clock. The address inputs determine the starting column address. Write latency (WL) is defined by an Additive Latency(AL) plus one and is equal to $(AL + 1)$. The first data bit of the burst cycle must be applied to the DQ pins at the first rising edge of the clock and at the first falling edge of the clock. The tDQSS specification must be satisfied for write cycles. The subsequent burst bit data are issued on successive edges of the clock until the burst length of 4 is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored. The DQ Signal is ignored after the burst write operation is complete. The time from the completion of the burst write to bank precharge is the write recovery time (tWR).

Burst Write Operation : AL= 1, CL = 7, WL = 2, t_{WR} = 5

The minimum number of clock from the burst write command to the burst read command is WL+2+a write-toread-turn-around-time(tCDLR).

K4N26323AE-GC 128M GDDR2 SDRAM

Seamless Burst Write Operation : AL = 1, CL = 7, WL = AL + 1 = 2

The seamless burst write operation is supported by enabling a write command every other clock. This operation is allowed regardless of same or different banks as long as the banks are activated

Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is triggered when CS, RAS and WE are low and CAS is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank independently or all banks simultaneously. Three address bits A8, BA0 and BA1 are used to define which bank to precharge when the command is issued.

Bank Selection for Precharge by Address Bits

Burst Read Operation Followed by Precharge

For the earliest possible precharge, the precharge command may be issued on the rising edge which is CAS latency (CL) clock cycles before the end of the read burst. A new bank active (command) may be issued to the same bank after the RAS precharge time (t_{RP}) . A precharge command cannot be issued until t_{RAS} is satisfied.

Burst Read Operation Followed by Precharge: RL = 7 (AL=0, CL=7), t_{RP}= 8

Burst Read Operation Followed by Precharge: RL = 8 (AL=1, CL=7, t_{RP} =8)

Burst Write followed by Precharge

For write cycles, a delay must be satisfied from the completion of the last burst write cycle until the Precharge Command can be issued. This delay is known as a write recovery time (t_{WR}) referenced from the completion of the burst write to the precharge command. No Precharge command should be issued prior to the tWR delay, as GDDR2 SDRAM does not support any burst interrupt operation.

Burst Write followed by Precharge: $AL = 1$, $CL = 7$, $WL = AL + 1 = 2$, $t_{WR} = 5$

DM FUNCTION

The DDR SDRAM has a Data mask function that can be used in conjunction with data Write cycle only, not Read cycle. When the Data Mask is activated (DM high) during write operation the write data is masked immediately (DM to Data-mask Latency is zero).

DM must be issued at the rising edge or the falling edge of Data Strobe instead of a clock edge.

Auto-Precharge Operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge Command or the auto-precharge function. When a Read or a Write Command is given to the GDDR2 SDRAM, the CAS timing accepts one extra address, column address A8, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A8 is low when the READ or WRITE Command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. If A8 is high when the Read or Write Command is issued, then the auto-precharge function is engaged.

This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon CAS latency) thus improving system performance for random data access. The RAS lockout circuit internally delays the Precharge operation until the array restore operation has been completed so that the auto precharge command may be issued with any read or write command.

Auto-precharge also be implemented during Write commands. The precharge operation engaged by the Auto precharge command will not begin until the last data of the burst write sequence is properly stored in the memory array.

Burst Read with Auto Precharge

If A8 is high when a Read Command is issued, the Read with Auto-Precharge function is engaged. The GDDR2 SDRAM starts an Auto Precharge operation on the rising edge which is (AL + BL/2)cycles later from the read with Auto Precharge command, when tRAS(min) is satisfied. If tRAS(min) is not satisfied at the edge, the start point of Auto Precharge operation will be delayed until tRAS(min) is satisfied. A new bank active command may be issued to the same bank if the following two conditions are satisfied simultaneously.

(1) The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.

(2) The RAS cycle time (tRC) from the previous bank activation has been satisfied.

When the Read with Auto-Precharge command is issued, new command (Read, Read with Auto Precharge or precharge) of same bank can be asserted tCCD=2 clock cycles later.

Burst Read with Auto Precharge Followed by Same Bank Activation :

Burst Read with Auto Precharge (AL=0)

*When AL(Additive Latency) is 1, a precharge command for same bank can be issued at 3th cycle only and others are same with $AI = 0$

Burst Write with Auto-Precharge

If A8 is high when a Write Command is issued, the Write with Auto-Precharge function is engaged. The GDDR2 SDRAM automatically begins precharge operation after the completion of the burst write plus write recovery time (tWR). Interruption of the Write with Auto-Precharge function is prohibited. Active command of same bank can be issued WL+tWR+tRP+BL/2 cycles later from the Write with Auto-Precharge command. The bank undergoing Auto-Precharge from the completion of the write burst may be reactivated if the following two conditions are satisfied.

- (1) The data-in to bank activate delay time (tWR + tRP) has been satisfied.
- (2) The RAS cycle time (tRC) from the previous bank activation has been satisfied.

Burst Write with Auto-Precharge (AL=0)

*When AL(Additive Latency) is 1, a active command for same bank can be issued from 17th cycle , a READ or READ with Auto Precharge command for different bank can be issued from 8th cycle and others are same with AL=0.

* All Bank Precharge command can be issued from 8th cycle.

Automatic Refresh Command (CAS Before RAS Refresh)

When \overline{CS} , RAS and \overline{CAS} are held low and \overline{WE} high at the rising edge of the clock, the chip enters the Automatic Refresh mode (CBR). All banks of the GDDR2 SDRAM must be precharged and idle for a minimum of the Precharge time (t_{RF}) before the Auto Refresh Command (CBR) can be applied. An address counter, internal to the device, supplies the bank address during the refresh cycle. No control of the external address bus is required once this cycle has started.

When the refresh cycle has completed, all banks of the GDDR2 SDRAM will be in the precharged (idle) state. A delay between the Auto Refresh Command (CBR) and the next Activate Command or subsequent Auto Refresh Command must be greater than or equal to the Auto Refresh cycle time (t_{per}) .

Self Refresh Command

The GDDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having CS, RAS, CAS and CKE held low with WE high at the rising edge of the clock. Once the Self Refresh Command is registered, CKE must be held low to keep the device in Self Refresh mode and NOP command should be issued or CS should be held high to ensure stable self refresh operation for next four cycles after the Self Refresh Command. When the GDDR2 SDRAM has entered Self Refresh mode all of the external control signals, except CKE, are disabled. The clock is internally disabled during Self Refresh Operation to save power. The user may halt the external clock while the device is in Self Refresh mode, however, the clock must be restarted before the device can exit Self Refresh operation. After CKE is brought high, an internal timer is started to insure CKE is held high for approximately 10ns before registering the Self Refresh exit command. The purpose of this circuit is to filter out noise glitches on the CKE input which may cause the GDDR2 SDRAM to erroneously exit Self Refresh operation. Once the Self Refresh exit command is registered, a delay equal or longer than the tXSA (>20000 tck) must be satisfied before any command can be issued to the device. CKE must remain high for the entire Self Refresh exit period (tXSA > 20000tCK) and commands must be gated off with CS held high. Alternatively, NOP commands may be registered on each positive clock edge during the Self Refresh exit interval. (See Figure.)

*After self refresh entry, NOP or chip deselect command should be issued during more than 4 cycles and chip deselet command should be issued for tXSA after self refresh exit.

Power-Down

Power-down is entered when CKE is registered LOW (no accesses can be in progress). If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK, CK and CKE. During 4 cycles after power down mode issued, NOP should be issued or CS must be held high. In Power Down mode, CKE Low and a stable clock signal must be maintained at the inputs of the GDDR2 SDRAM, and all other input signals are "Don't Care" except first 4 cycles after power down mode issued. Power-down duration is limited by the refresh requirements of the device.

The power-down state is synchronously exited when CKE is registered HIGH (along with a NOP or \overline{CS} hold high). A valid, executable command may be applied four clock cycles later.

Power Down

*CL + 2tCK after read or CL after last data in, a power-down command can be issued.

Burst Interruption

Interruption of a burst read or write cycle is prohibited.

No Operation Command

The No Operation Command should be used in cases when the GDDR2 SDRAM is in an idle or a wait state. The purpose of the No Operation Command is to prevent the GDDR2 SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when \overline{CS} is low with RAS, CAS, and WE held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle. The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when CS is brought high at the rising edge of the clock, the RAS, CAS, and WE signals become don't cares.

On-Die Termination

All pins except ZQ, CKE Pins adopt on-die termination to improve signal integrity of channel. The On-Die Termination should be controlled by EMRS command at low frequency clock (<100Mhz). The On-Die Termination control command should be issued before issuing DLLON command by EMRS or simultaneously to guarantee stable channel condition of /CK and CK pins. If A3, A2 = 0, 0, the On-Die Termination of all pins will be deactivated. If A3, A2 = 0, 1, the On-Die Termination will be self-calibrated by detecting the external Resistor on ZQ pin. If A3, A2 = 1, 0, the value of the On-Die Termination of CK, /CK, 32 DQ's, 4 DM's, 4 /DQS's and 4DQS pins will be the fixed value, 60ohm. If A3, A2 = 1, 1, the value of the On-Die Termination of CK, /CK, 32 DQ's, 4 DM's, 4 /DQS's and 4DQS pins will be the fixed value,120ohm.

If A3, $A2 = 0$, 1 is issued by EMRS, the value of the on-die termination of each pin is determined by monitoring the value of a external resistor which is connected between ZQ pin and VSSQ, and updated every CBR refresh cycle to compensate variation of voltage and temperature.

The value of On-Die Termination of CMD and ADD (/RAS, /CAS, /WE, /CS, BA0, BA1 and A0 ~ A11) pins of each DRAM depend on EMRS code (A1, A0). If A1, A0 = 0, 0, the On-die Termination of CMD and ADD pins will be deactivated. If A1, A0 = 0, 1, the value of the On-die Termination of CMD and ADD pins will be same value as the value of DQ pins. If A1, A0 = 1, 0, the value of the On-Die Termination of CMD and ADD pins will be two times of the value of DQ pins. If A1, A0 = 1, 1, the value of the On-Die Termination of CMD and ADD pins will be four times of the value of DQ pins.

The On-Die Termination for one bank system with self-calibration code (A3, A2 = 0, 1)

The value of external resistor (Rref) at external one bank system is 2 times of target termination value of DQ's on channel (Rterm). Then the value of On-Die Termination of CK, /CK, 32 DQ's, 4 DM's, 4 /DQS's and 4DQS pins is half value of the external resistor. The value of On-Die Termination of CMD and ADD (/RAS, /CAS, /WE, /CS, BA0, BA1 and A0 ~ A11) pins of each DRAM depend on EMRS code (A2, A0).

The following figure shows the typical external one bank system having on-die termination.

Block Diagram of 1 Bank System

The On-die Termination on/off status on DRAM is in accompany with DRAM operation mode. Power consumption by On-die termination can be reduced by issuing power down mode.

On-Die Termination (ODT) Status of 1 Bank System

*** A10 in EMRS code is used for On-Die Termination of DQ's off when Read data comes out**

The On-die Termination for external two bank system with self-calibration code (A3, A2 = 0, 1)

The external resistor (Rref) is equal to 2X the number of shared DRAM's on one channel X target termination value of DQ channel. The following figure is represented the typical two bank system having on-die termination. 4 DRAM's share one channel for CMD and ADD pins and 2 DRAM's share one channel for DQ's and CLK pins. The external resistor (Rref) is 4 times of target termination value on channel. The On-die Termination value of CK, /CK, 32 DQ's, 4 DM's, 4 /DQS's and 4DQS pins on channel is half value of the external resistor (Rref).

Block Diagram of 2 Banks System

Self-refresh and power down mode in two bank system should be issued for all DRAM's at the same time to keep suitable On-die termination condition on channel.

1. With these case, the system couldn't have suitable Rterm.

 Because the On-Die termination value on channel is two times than the target value.

.

4. Command Truth Table.

1. All of the GDDR2 SDRAM operations are defined by states of \overline{CS} , \overline{WE} , \overline{RAS} , and \overline{CAS} at the positive rising edge of the clock.

2. Bank Select (BA0,1), determine which bank is to be operated upon.

3. Burst read or write cycle may not be terminated.

4. The Power Down Mode does not perform any refresh operations, therefore the device can't remain in this mode longer than the Refresh period (t_{REF}) of the device. Four clock delay is required for mode entry and exit.

5. If CS is low, then when CKE returns high, no command is registered into the chip for one clock cycle.

6. DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

5. Clock Enable (CKE) Truth Table

1. For the given Current State CKE must be low in the previous cycle.

2. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (t_{CES}) must be satisfied before any command other than self refresh exit.

3. The inputs (BA1, BA0, A11 - A0) depend on the command that is issued. See the Current State Truth Table for more information.

4. The Auto Refresh, Self Refresh Mode, and the Mode Register Set modes can only be entered from the all banks idle state.

5. Must be a legal command as defined in the Current State Truth Table.

ABSOLUTE MAXIMUM RATINGS

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

POWER & DC OPERATING CONDITIONS(SSTL_18 In/Out)

Note : 1. Under all conditions VDDQ must be less than or equal to VDD.

- 2. VREF is expected to equal 0.50*VDDQ of the transmitting device and to track variations in the DC level of the same. Peak to peak noise on the VREF may not exceed + 2% of the DC value. Thus, from 0.50*VDDQ, VREF is allowed + 25mV for DC error and an additional $+25mV$ for AC noise.
- 3. Vtt of the transmitting device must track VREF of the receiving device.
- 4. VIH(max.)= VDDQ +1.5V for a pulse and it which can not be greater than 1/3 of the cycle rate.
- 5. VIL(mim.)= -1.5V for a pulse width and it can not be greater than 1/3 of the cycle rate.
- 6. Output logic high voltage and low voltage is depend on channel condition.(Ract , Ron)
- 7. For any pin under test input of $0V \leq V \ln \leq V$ DD is acceptable. For all other pins that are not under test VIN=0V

DC CHARACTERISTICS

Recommended operating conditions Unless Otherwise Noted, Tj=0 to 100°C)

Note : 1. Measured with outputs open & On-Die termination off.

2. Refresh period is 16ms.

AC INPUT OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss=0V, VDD=2.5V \pm 0.1V, VDDQ=1.8V \pm 0.1V, Tj=0 to 100 °C)

1. VIH(Max) = 4.2V. The overshoot voltage duration is < 3ns at VDD. **Note :**

VIH level should be met at the pin of DRAM when ODT=ON.

2. VIL(Min) = -1.5V. The undershoot voltage duration is < 3ns at VSS.

VIL level should be met at the pin of DRAM when ODT=ON.

3. VID is the magnitude of the difference between the input level on CK and the input level on CK

4. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the same

- 33 - Rev. 1.7 (Jan. 2003)

K4N26323AE-GC 128M GDDR2 SDRAM

AC OPERATING TEST CONDITIONS (VDD=2.5V±0.1V, Tj= 0 to 100 °C)

(Fig. 1) Output Load Circuit

CAPACITANCE (VDD=2.5V, TA= 25°C, f=1MHz)

AC CHARACTERISTICS

1. The cycle to cycle jitter and 2~6 cycle short term jitter.

Simplified Timing @ BL=4, CL=7, AL=0

Note 1 :

- The JEDEC DDR-II specification currently defines the output data valid window(tDV) as the time period when the data strobe and all data associated with that data strobe are coincidentally valid.
- The previously used definition of tDV(=0.35tCK) artificially penalizes system timing budgets by assuming the worst case output valid window even then the clock duty cycle applied to the device is better than 45/55%
- A new AC timing term, tQH which stands for data output hold time from DQS is defined to account for clock duty cycle variation and replaces tDV
- tQHmin = tHP-X where
- . tHP=Minimum half clock period for any given cycle and is defined by clock high or clock low time(tCH,tCL)
- . X=A frequency dependent timing allowance account for tDQSQmax

tQH Timing (CL7, BL4)

AC CHARACTERISTICS (I)

Note : 1. For normal write operation, even numbers of Din are to be written inside DRAM

PACKAGE DIMENSIONS (FBGA)

Unit : mm

IBIS: I/V Characteristics for Input and Output Buffers

The termination resistor of the controller must be set to a appropriate value to satisfy output voltage level if the ODT of DRAM is on.

30 ohm Driver @ ODT OFF

- 1. The typical pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
- 2. The 30 ohm@ODT OFF variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

Figure a : Pulldown Charateristics

3. The typical pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.

4. The 30 ohm@ODT OFF variation pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figrue b.

Figure b : PulluP Charateristics

- 5. The 30 ohm@ODT OFF variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The 30 ohm@ODT OFF variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2

K4N26323AE-GC 128M GDDR2 SDRAM

Temperature (Tj)

Vdd/Vddq

The above characteristics are specified under best, worst and normal process variation/conditions

K4N26323AE-GC 128M GDDR2 SDRAM

30 ohm Driver @ ODT 60 ohm Fix.

- 1. The typical pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
- 2. The 30 ohm@ODT 60 ohm Fix variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

3. The typical pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.

4. The 30 ohm@ODT 60 ohm Fix variation pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figrue b.

- 5. The 30 ohm@ODT 60 ohm fix variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The 30 ohm@ODT 60 ohm fix variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2

K4N26323AE-GC 128M GDDR2 SDRAM

Temperature (Tj)

Vdd/Vddq

The above characteristics are specified under best, worst and normal process variation/conditions

K4N26323AE-GC 128M GDDR2 SDRAM

30 ohm Driver @ODT 120 ohm Fix.

- 1. The typical pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
- 2. The 30 ohm@ODT 120 ohm Fix variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

3. The typical pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.

4. The 30 ohm@ODT 120 ohm Fix variation pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figrue b.

Figure b : PulluP Charateristics

- 5. The 30 ohm@ODT 120 ohm fix variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The 30 ohm@ODT 120 ohm fix variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2

K4N26323AE-GC 128M GDDR2 SDRAM

Temperature (Tj)

Vdd/Vddq

The above characteristics are specified under best, worst and normal process variation/conditions

K4N26323AE-GC 128M GDDR2 SDRAM

45 ohm @ ODT OFF

- 1. The typical pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
- 2. The 45 ohm@ ODT OFF variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

3. The typical pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.

4. The 45 ohm@ODT OFF variation in driver pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figrue b.

Figure b : PulluP Charateristics

- 5. The 45 ohm@ODT OFF variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The 45 ohm@ODT OFF variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2

K4N26323AE-GC 128M GDDR2 SDRAM

Temperature (Tj)

Vdd/Vddq

The above characteristics are specified under best, worst and normal process variation/conditions

K4N26323AE-GC 128M GDDR2 SDRAM

45 ohm Driver @ODT 120 ohm Fix.

1. The typical pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.

2. The 45 ohm@ODT 120 ohm Fix variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

3. The typical pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.

4. The 45 ohm@ODT 120 ohm Fix variation pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figrue b.

- 5. The 45 ohm@ODT 120 ohm fix variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The 45 ohm@ODT 120 ohm fix variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2

K4N26323AE-GC 128M GDDR2 SDRAM

Temperature (Tj)

Vdd/Vddq

The above characteristics are specified under best, worst and normal process variation/conditions

K4N26323AE-GC 128M GDDR2 SDRAM

60 ohm @ODT OFF

- 1. The typical pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
- 2. The 60 ohm@ODT OFF variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

3. The typical pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.

4. The 60 ohm@ODT OFF variation in drive pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figrue b.

Figure b : PulluP Charateristics

- 5. The 60 ohm@ODT OFF variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The 60 ohm@ODT OFF variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2

K4N26323AE-GC 128M GDDR2 SDRAM

Temperature (Tj)

Vdd/Vddq

The above characteristics are specified under best, worst and normal process variation/conditions

K4N26323AE-GC 128M GDDR2 SDRAM

60 ohm Driver @ODT 120 ohm Fix.

- 1. The typical pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
- 2. The 60 ohm@ODT 120 ohm fix variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.

3. The typical pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.

4. The 60 ohm@ODT 120 ohm fix variation in drive pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figrue b.

Figure b : PulluP Charateristics

- 5. The 60 ohm@ODT 120 ohm fix variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The 60 ohm@ODT 120 ohm fix variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2

K4N26323AE-GC 128M GDDR2 SDRAM

Temperature (Tj)

Vdd/Vddq

The above characteristics are specified under best, worst and normal process variation/conditions

