1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

36Mb QDRII+ SRAM Specification

165 FBGA with Pb & Pb-Free (RoHS compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

Document Title

1Mx36-bit, 2Mx18-bit QDR™ II+ b4 SRAM

Revision History

<u>Rev. No.</u>	History	Draft Date	<u>Remark</u>
0.0	1. Initial document.	Nov. 2, 2005	Advance
0.1	1. Change the DLL locking time - Before: 1024 cycle - After: 2048 cycle	Nov. 25, 2005	Preliminary
0.2	1. Add comment Pb Free and Industrial	Mar. 03, 2006	Preliminary
0.3	1. Change Max of clock cycle time	Mar. 03, 2006	Preliminary
0.4	1. Change DC Characteristics, Pin Capacitance and Thermal Resis- tance	Apr. 25 2006.	Preliminary
0.5	1. Correct errors	May. 03 2006	Preliminary
0.6	1. Change Samsung JEDEC Code in ID REGISTER DEFINITION	Jun. 05, 2006	Preliminary
1.0	1. Correct typo	Aug. 21, 2006	Final
1.1	 Change programmable impedence output buffer operation Add AC Timing Characteristics 	Jan. 30, 2007	Final
1.2	1. Add AC/DC parameter 450MHz	Mar. 16, 2007	Final
1.3	1. Delete AC/DC parameter 450MHz	Aug. 27, 2007	Final



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

1Mx36-bit, 2Mx18-bit QDR™ II+ b4 SRAM

FEATURES

- 1.8V+0.1V/-0.1V Power Supply.
- DLL circuitry for wide output data valid window and future frequency scaling.
- I/O Supply Voltage 1.5V+0.1V/-0.1V
- Separate independent read and write data ports
 with concurrent read and write operation
- HSTL I/O
- Full data coherency, providing most current data .
- Synchronous pipeline read with self timed late write.
- Read latency: 2 clock cycles
- Registered address, control and data input/output.
- DDR(Double Data Rate) Interface on read and write ports.
- Fixed 4-bit burst for both read and write operation.
- Clock-stop supports to reduce current.
- Two input clocks(K and $\overline{\mathsf{K}})$ for accurate DDR timing at clock rising edges only.
- Two echo clocks (CQ and \overline{CQ}) to enhance output data traceability.
- Data Valid pin(QVLD) supported
- Single address bus.
- Byte write (x18, x36) function.
- Separate read/write control pin(\overline{R} and \overline{W})
- Simple depth expansion with no data contention.
- Programmable output impedance(ZQ).
- JTAG 1149.1 compatible test access port.
- 165FBGA(11x15 ball array) with body size of 15mmx17mm.


Organiza- tion	Part Number	Cycle Time	Access Time	Unit
	K7S3236T4C-F(E)C(I)45	2.22	0.45	ns
X36	K7S3236T4C-F(E)C(I)40	2.5	0.45	ns
	K7S3236T4C-F(E)C(I)33	3.0	0.45	ns
	K7S3236T4C-F(E)C(I)45	2.22	0.45	ns
X18	K7S3218T4C-F(E)C(I)40	2.5	0.45	ns
	K7S3218T4C-F(E)C(I)33	3.0	0.45	ns

* -F(E)C(I)

F(E) [Package type] : E-Pb Free, F-Pb

C(I) [Operating Temperature] : C-Commercial, I-Industrial

FUNCTIONAL BLOCK DIAGRAM



Notes: 1. Numbers in () are for x18 device

QDR SRAM and Quad Data Rate comprise a new family of products developed by Cypress, Renesas, IDT, NEC and Samsung technology.



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

PIN C	ONFIGL	IRATION	IS (TOP V	IEW) K	7S3236T4	C (1Mx36)				
	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/SA*	NC/SA*	W	BW2	ĸ	BW ₁	R	SA	NC/SA*	CQ
в	Q27	Q18	D18	SA	BW3	К	BW ₀	SA	D17	Q17	Q8
С	D27	Q28	D19	Vss	SA	NC	SA	Vss	D16	Q7	D8
D	D28	D20	Q19	Vss	Vss	Vss	Vss	Vss	Q16	D15	D7
Е	Q29	D29	Q20	Vddq	Vss	Vss	Vss	Vddq	Q15	D6	Q6
F	Q30	Q21	D21	Vddq	Vdd	Vss	Vdd	Vddq	D14	Q14	Q5
G	D30	D22	Q22	Vddq	Vdd	Vss	Vdd	Vddq	Q13	D13	D5
н	Doff	VREF	VDDQ	Vddq	Vdd	Vss	Vdd	Vddq	VDDQ	VREF	ZQ
J	D31	Q31	D23	Vddq	Vdd	Vss	Vdd	Vddq	D12	Q4	D4
к	Q32	D32	Q23	Vddq	Vdd	Vss	Vdd	Vddq	Q12	D3	Q3
L	Q33	Q24	D24	Vddq	Vss	Vss	Vss	Vddq	D11	Q11	Q2
м	D33	Q34	D25	Vss	Vss	Vss	Vss	Vss	D10	Q1	D2
Ν	D34	D26	Q25	Vss	SA	SA	SA	Vss	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	QVLD	SA	SA	Q9	D0	Q0
R	TDO	TCK	SA	SA	SA	NC	SA	SA	SA	TMS	TDI

Notes: 1. * Checked No Connect(NC) pins are reserved for higher density address, i.e. 3A for 72Mb, 10A for 144Mb and 2A for 288Mb. 2. BW₀ controls write to D0:D8, BW₁ controls write to D9:D17, BW₂ controls write to D18:D26 and BW₃ controls write to D27:D35.

PIN NAME

SYMBOL	PIN NUMBERS	DESCRIPTION	NOTE
K, K	6B, 6A	Input Clock	
QVLD	6P	Q Valid output	
CQ, CQ	11A, 1A	Output Echo Clock	
Doff	1H	DLL Disable	
SA	9A,4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R	Address Inputs	
D0-35	10P,11N,11M,10K,11J,11G,10E,11D,11C,10N,9M,9L 9J,10G,9F,10D,9C,9B,3B,3C,2D,3F,2G,3J,3L,3M,2N 1C,1D,2E,1G,1J,2K,1M,1N,2P	Data Inputs	
Q0-35	11P,10M,11L,11K,10J,11F,11E,10C,11B,9P,9N,10L 9K,9G,10F,9E,9D,10B,2B,3D,3E,2F,3G,3K,2L,3N 3P,1B,2C,1E,1F,2J,1K,1L,2M,1P	Data Outputs	
W	4A	Write Control Pin,active when low	
R	8A	Read Control Pin, active when low	
BW0, BW1, BW2, BW3	7B,7A,5A,5B	Block Write Control Pin, active when low	
VREF	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	1
Vdd	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply (1.8 V)	
Vddq	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply (1.5V)	
Vss	4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M,8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	2A,3A,10A,6C,6R	No Connect	2

Notes:

1. When ZQ pin is directly connected to Vob output impedance is set to minimum value and it cannot be connected to ground or left unconnected.

Not connected to chip pad internally.
 K, K can not be set to VREF voltage.



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

PIN CONFIGURATIONS(TOP VIEW) K7S3218T4C (2Mx18)

	1	2	3	4	5	6	7	8	9	10	11		
Α	CQ	NC/SA*	SA	W	BW1	ĸ	NC	R	SA	NC/SA*	CQ		
в	NC	Q9	D9	SA	NC	к	BW 0	SA	NC	NC	Q8		
с	NC	NC	D10	Vss	SA	NC	SA	Vss	NC	Q7	D8		
D	NC	D11	Q10	Vss	Vss	Vss	Vss	Vss	NC	NC	D7		
Е	NC	NC	Q11	Vddq	Vss	Vss	Vss	Vddq	NC	D6	Q6		
F	NC	Q12	D12	Vddq	Vdd	Vss	Vdd	Vddq	NC	NC	Q5		
G	NC	D13	Q13	Vddq	Vdd	Vss	Vdd	Vddq	NC	NC	D5		
н	Doff	VREF	Vddq	Vddq	Vdd	Vss	Vdd	Vddq	Vddq	VREF	ZQ		
J	NC	NC	D14	Vddq	Vdd	Vss	Vdd	Vddq	NC	Q4	D4		
к	NC	NC	Q14	Vddq	Vdd	Vss	Vdd	Vddq	NC	D3	Q3		
L	NC	Q15	D15	Vddq	Vss	Vss	Vss	Vddq	NC	NC	Q2		
М	NC	NC	D16	Vss	Vss	Vss	Vss	Vss	NC	Q1	D2		
N	NC	D17	Q16	Vss	SA	SA	SA	Vss	NC	NC	D1		
Р	NC	NC	Q17	SA	SA	QVLD	SA	SA	NC	D0	Q0		
R	TDO	ТСК	SA	SA	SA	NC	SA	SA	SA	TMS	TDI		

Notes: 1. <u>*</u> Checked No Connect(NC) pin<u>s</u> are reserved for higher density address, i.e. 10A for 72Mb and 2A for 144Mb. 2. BW₀ controls write to D0:D8 and BW₁ controls write to D9:D17.

PIN NAME

SYMBOL	PIN NUMBERS	DESCRIPTION	NOTE
К, К	6B, 6A	Input Clock	
QVLD	6P	Q Valid output	
CQ, CQ	11A, 1A	Output Echo Clock	
Doff	1H	DLL Disable	
SA	3A,9A,4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R	Address Inputs	
D0-17	10P,11N,11M,10K,11J,11G,10E,11D,11C,3B,3C,2D 3F,2G,3J,3L,3M,2N	Data Inputs	
Q0-17	11P,10M,11L,11K,10J,11F,11E,10C,11B,2B,3D,3E 2F,3G,3K,2L,3N,3P	Data Outputs	
W	4A	Write Control Pin, active when low	
R	8A	Read Control Pin, active when low	
BW0, BW1	7B, 5A	Block Write Control Pin, active when low	
VREF	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	1
Vdd	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply (1.8 V)	
Vddq	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply (1.5V)	
Vss	4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	2A,7A,10A,1B,5B,9B,10B,1C,2C,6C,9C,1D,9D,10D,1E,2E,9E,1F 9F,10F,1G,9G,10G,1J,2J,9J,1K,2K,9K,1L,9L,10L,1M 2M,9M,1N,9N,10N,1P,2P,9P,6R	No Connect	2

Notes:

1. When ZQ pin is directly connected to VDD output impedance is set to minimum value and it cannot be connected to ground or left unconnected. Not connected to chip pad internally.
 K, K can not be set to VREF voltage.



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

GENERAL DESCRIPTION

The K7S3236T4C and K7S3218T4C are37,748,736-bits QDR(Quad Data Rate) Synchronous Pipelined Burst SRAMs. They are organized as 1,048,576 words by 36bits for K7S3236T4C and 2,097,152 words by 18 bits for K7S3218T4C.

The QDR operation is possible by supporting DDR read and write operations through separate data output and input ports with the same cycle. Memory bandwidth is maximized as data can be transferred into and out of SRAM on every rising edge of K and \overline{K} . And totally independent read and write ports eliminate the need for high speed bus turn around.

Address for read and write are latched on alternate rising edges of the input clock K. Data inputs, data output, and all control signals are synchronized to the input clock (K or \overline{K}). Read data are referenced to echo clock (CQ or \overline{CQ}) outputs. Common address bus is used to access address both for read and write operations. The internal burst counter is fixed to 4-bit sequential for both read and write operations, requiring two full clock bus cycles. Any request that attempts to interrupt a burst operation in progress is ignored. Synchronous pipeline read and late write enable high speed operations. Simple depth expansion is accomplished by using \overline{R} and \overline{W} for port selection. Byte write operation is supported with \overline{BW}_0 and \overline{BW}_1 (\overline{BW}_2 and \overline{BW}_3) pins.

IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoring package pads attachment status with system.

The K7S3236T4C and K7S3218T4C are implemented with SAMSUNG's high performance 6T CMOS technology and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.

Read Operations

Read cycles are initiated by activating \overline{R} at the rising edge of the positive input clock K. Address is presented and stored in the read address register synchronized with K clock. For 4-bit burst DDR operation, it will access four 36-bit or 18-bit data words with each read command.

The first pipelined data is transferred out of the device triggered by K clock rising edge. Next burst data is triggered by the rising edge of following \overline{K} clock rising edge. The process continues until all four data are transferred. Continuous read operations are initiated with K clock rising edge. And pipelined data are transferred out of device on every rising edge of both K and \overline{K} clocks. Initial read data latency is 2 clock cycles when DLL is on.

When the \overline{R} is disabled after a read operation, the K7S3236T4C and K7S3218T4C will first complete burst read operation before entering into deselect mode at the next K clock rising edge. Then output drivers disabled automatically to high impedance state.

Write Operations

Write cycles are initiated by activating \overline{W} at the rising edge of the positive input clock K. Address is presented and stored in the write address register synchronized with K clock. For 4-bit burst DDR operation, it will write four 36-bit or 18-bit data words with each write command.

The first "late" data is transferred and registered in to the device synchronous with next K clock rising edge. Next burst data is transferred and registered synchronous with following \overline{K} clock rising edge. The process continues until all four data are transferred and registered. Continuous write operations are initiated with K rising edge. And "late writed" data is presented to the device on every rising edge of both K and \overline{K} clocks.

The device disregards input data presented on the same cycle \overline{W} disabled. When the \overline{W} is disabled after a write operation, the K7S3236T4C and K7S3218T4C will first complete burst write operation before entering into deselect mode at the next K clock rising edge.

The K7S3236T4C and K7S3218T4C support byte write operations. With activating $\overline{BW_0}$ or $\overline{BW_1}$ ($\overline{BW_2}$ or $\overline{BW_3}$) in write cycle, only one byte of input data is presented. In K7S3218T4C, $\overline{BW_0}$ controls write operation to D0:D8, $\overline{BW_1}$ controls write operation to D9:D17. And in K7S3236T4C, $\overline{BW_2}$ controls write operation to D18:D26, $\overline{BW_3}$ controls write operation to D27:D35.



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

Depth Expansion

Separate input and output ports enables easy depth expansion. Each port can be selected and deselected independently and read and write operation do not affect each other. Before chip deselected, all read and write pending operations are completed.

Programmable Impedance Output Buffer Operation

The designer can program the SRAM's output buffer impedance by terminating the ZQ pin to Vss through a precision resistor(RQ). The allowable range of RQ is between 175Ω and 350Ω The value of RQ (within 15% tolerance) is five times the output impedance desired. For example, 250Ω resistor will give an output impedance of 50Ω .

Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles. In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM. To guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles.

Output Valid Pin (QVLD)

The Q Valid indicates valid output data. QVLD is activated half cycle before the read data for the receiver to be ready for capturing the data. QVLD is edge aligned with CQ and \overline{CQ} .

Echo clock operation

To assure the output traceability, the SRAM provides the output Echo clock, pair of compliment clock CQ and \overline{CQ} , which are synchronized with internal data output. Echo clocks run free during normal operation. The Echo clock is triggered by internal output clock signal, and transferred to external through same structures as output driver.

Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: Vss, VDD, VDDQ, VREF, then VIN. VDD and VDDQ can be applied simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-up. The following power-down supply voltage removal sequence is recommended: VIN, VREF, VDDQ, VDD, VSs. VDD and VDDQ can be removed simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-down.



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

Detail Specification of Power-Up Sequence in QDRII+ SRAM

QDRII+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

Power-Up Sequence

- 1. Apply power and keep Doff at low state (All other inputs may be undefined)
 - Apply VDD before VDDQ
- Apply VDDQ before VREF or the same time with VREF
- 2. Just after the stable power and $clock(K,\overline{K})$, take \overline{Doff} to be high.
- 3. The additional 2048 cycles of clock input is required to lock the DLL after enabling DLL

* **Notes**: If you want to tie up the Doff pin to High with unstable clock, then you must stop the clock for a few seconds (Min. 30ns) to reset the DLL after it become a stable clock status.

DLL Constraints

- 1. DLL uses either K clock as its synchronizing input, the input should have low phase jitter which is specified as TK var.
- 2. The lower end of the frequency at which the DLL can operate is 120MHz.
- 3. If the incoming clock is unstable and the DLL is enabled, then the DLL may lock onto a wrong frequency and this may cause the failure in the initial stage.

K, K		havaar <mark>s</mark> tet			2048 c				
Status	Power-Up	Unstable CLKstage			Nucking	g Range	+ +		Any Command
				Inputs CI must be si				 	
V_{DD}			l						
V_{DDQ}		1							
V_{REF}	/			 /				 	
Doff		 	/	/	, , 				

Power up & Initialization Sequence (Doff pin controlled)

Power up & Initialization Sequence (Doff pin Fixed high, Clock controlled)

K, K			NŲ.	XA	u		M		N	י [\[\ u \]			<u>الالا</u>		Ķ.	Ķ.	χ Υ
		ا برا	1	2	 				Min 3	0ns	 	1	2048	cycle	 	 _	 	 	
Status	Power-Up	Ň		Unsta	able stage		\rightarrow	Sto	w p Clo	ick		DL	L Locl	king R	ange	\sum	Any Cor	, mmanç	
		1	1	1	1	1	1			1		uts Clo		I	1	I	I	1	1
V_{DD}	/	l I	1	l I			I			 	i mus	t be st	able	 	l I	 	ı I	l l	
V _{DDQ}							 			 	 	 	 	 	 	 	 	t 	† _
V_{REF}					1		1			 	1	 	 	 	1	 	 	1	

* Notes: When the operating frequency is changed, DLL reset should be required again. After DLL reset again, the minimum 2048 cycles of clock input is needed to lock the DLL.



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

к	R	w		D			Q					
n n	ĸ	**	D(A1)	D(A2)	D(A3)	D(A4)	Q(A1)	Q(A2)	Q(A3)	Q(A4)	OPERATION	
Stopped	х	х	Previous state	Previous state	Previous state	Previous state	Previous state	Previous state	Previous state	Previous state	Clock Stop	
\uparrow	Н	Н	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	No Operation	
↑	L^4	х	х	х	х	х	Qout at K(t+2)	Q _{OUT} at K(t+2)	Qout at K(t+3)	Q _{OUT} at K(t+3)	Read	
1	H ⁵	L^4	Din at K(t+1)	Din at K(t+1)	Din at K(t+2)	<u>D</u> in at K(t+2)	х	х	х	х	Write	

Notes: 1. X means "Don't Care".

2. The rising edge of clock is symbolized by (\uparrow).

3. Before enter into clock stop status, all pending read and write operations will be completed.

4. This signal was HIGH on previous K clock rising edge. Initiating consecutive READ or WRITE operations on consecutive K clock rising edges is not permitted. The device will ignore the second request.

5. If this signal was LOW to initiate the previous cycle, this signal becomes a don't care for this operation however it is strongly recommended that this signal is brought HIGH as shown in the truth table.

WRITE TRUTH TABLE(x18)

к	ĸ	BW ₀	BW ₁	OPERATION
\uparrow		L	L	WRITE ALL BYTEs (K^{\uparrow})
	\uparrow	L	L	WRITE ALL BYTES ($\overline{\mathbf{K}}\uparrow$)
\uparrow		L	Н	WRITE BYTE 0 (K↑)
	\uparrow	L	Н	WRITE BYTE 0 (K̄↑)
\uparrow		Н	L	WRITE BYTE 1 (K↑)
	\uparrow	Н	L	WRITE BYTE 1 ($\overline{\mathbf{K}}$)
\uparrow		Н	Н	WRITE NOTHING (K↑)
	\uparrow	Н	Н	WRITE NOTHING ($\overline{\mathbf{K}}\uparrow$)

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or $\overline{\mathsf{K}}$ (\uparrow).

3. Assumes a WRITE cycle was initiated.

WRITE TRUTH TABLE(x36)

К	ĸ	BW ₀	BW1	BW2	BW3	OPERATION
\uparrow		L	L	L	L	WRITE ALL BYTEs (K [↑])
	1	L	L	L	L	WRITE ALL BYTES ($\overline{\mathbf{K}}$)
\uparrow		L	Н	Н	Н	WRITE BYTE 0 (K↑)
	1	L	Н	Н	Н	WRITE BYTE 0 ($\overline{\mathbf{K}}^{\uparrow}$)
\uparrow		н	L	Н	Н	WRITE BYTE 1 (K↑)
	1	Н	L	Н	Н	WRITE BYTE 1 ($\overline{\mathbf{K}}$)
\uparrow		Н	Н	L	L	WRITE BYTE 2 and BYTE 3 (K \uparrow)
	\uparrow	н	Н	L	L	WRITE BYTE 2 and BYTE 3 ($\overline{K}\uparrow$)
\uparrow		Н	Н	Н	Н	WRITE NOTHING (K [↑])
	\uparrow	н	Н	Н	Н	WRITE NOTHING (\overline{K}^{\uparrow})

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or \overline{K} (\uparrow).

3. Assumes a WRITE cycle was initiated.



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

ABSOLUTE MAXIMUM RATINGS

PARAMETE	ER	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss		Vdd	-0.5 to 2.9	V
Voltage on VDDQ Supply Relative to Vss		Vddq	-0.5 to VDD	V
Voltage on Input Pin Relative to Vss		Vin	-0.5 to VDD+0.3	V
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial / Industrial	TOPR	0 to 70 / -40 to 85	°C
Storage Temperature Range Under Bias	•	TBIAS	-10 to 85	°C

Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS ($0^{\circ}C \le TA \le 70^{\circ}C$)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT
Supply Voltage	Vdd	1.7	1.8	1.9	V
Supply Voltage	Vddq	1.4	1.5	1.6	V
Reference Voltage	Vref	0.7	0.75	0.8	V
Input Low Voltage(DC) ^{2,3)}	VIL(DC)	-0.3	-	VREF - 0.1	V
Input High Voltage(DC) 2,4)	VIH(DC)	VREF + 0.1	-	VDDQ + 0.3	V
Input Low Voltage(AC) 6,7)	VIL(AC)	-	-	VREF - 0.2	V
Input Highj Voltage(AC) 6,7)	VIH(AC)	VREF + 0.2	-	-	V

Note: 1. VDDQ must not exceed VDD during normal operation.

2. These are DC test criteria. DC design criteria is VREF±50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.

3. VIL (Min)DC=-0.3V, VIL (Min)AC=-1.5V(pulse width \leq 3ns).

4. VIH (Max)DC=VDDQ+0.3V, VIH (Max)AC=VDDQ+0.85V(pulse width \leq 3ns).

5. Overshoot : VIH (AC) $\leq V\text{DDQ+0.5V}$ for $t \leq$ 50% tKHKH(MIN).

Undershoot: VIL (AC) \leq VSS-0.5V for t \leq 50% tKHKH(MIN).

6. This condition is for AC function test only, not for AC parameter test.

- To maintain a valid level, the transiting edge of the input must:

 a) Sustain a constant slew rate from the current AC level through the target AC level, VIL(AC) or VIH(AC)
 - b) Reach at least the target AC level
 - c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC)



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

DC ELECTRICAL CHARACTERISTICS (VDD=1.8V ±0.1V, TA=0°C to +70°C)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	MAX	UNIT	NOTES
Input Leakage Current	IIL	VDD=Max ; VIN=Vss to VDDQ		-2	+2	μA	
Output Leakage Current	IOL	Output Disabled,		-2	+2	μA	
Operating Current (x36): QDR	lcc	VDD=Max , IOUT=0mA	-40	-	950	mA	1,4
	ICC	Cycle Time ≥ tкнкн Min	-33	-	850	ШA	1,4
Operating Current (x18): QDR	lcc	VDD=Max , IOUT=0mA -40		-	850	mA	1,4
Operating Current (XTO). QDK	ICC	Cycle Time ≥ tкнкн Min	-33	-	750	ШA	1,4
Standby Current(NOP): QDR	lon (Device deselected, IOUT=0mA, f=Max,	-40	-	350	mA	1,5
	ISB1	All Inputs $\leq 0.2V$ or $\geq V DD - 0.2V$	-33	-	300	ША	1,5
Output High Voltage	VOH1			VDDQ/2-0.12	VDDQ/2+0.12	V	2,6
Output Low Voltage	VOL1			VDDQ/2-0.12	VDDQ/2+0.12	V	2,6
Output High Voltage	Voh2	Іон=-1.0mA		VDDQ-0.2	Vddq	V	3
Output Low Voltage	Vol2	IoL=1.0mA		Vss	0.2	V	3

Notes: 1. Minimum cycle. IOUT=0mA.

2. $|I_{OH}| = (V_{DDQ}/2)/(RQ/5) \pm 15\%$ for $175\Omega \le RQ \le 350\Omega$. $|I_{OL}| = (V_{DDQ}/2)/(RQ/5) \pm 15\%$ for $175\Omega \le RQ \le 350\Omega$.

3. Minimum Impedance Mode when ZQ pin is connected to VDD.

4. Operating current is calculated with 50% read cycles and 50% write cycles.

5. Standby Current is only after all pending read and write burst operations are completed.

6. Programmable Impedance Mode.



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

AC TIMING CHARACTERISTICS (VDD=1.8V±0.1V, TA=0°C to +70°C)

		-4	40		33		
PARAMETER	SYMBOL -	MIN	MAX	MIN	MAX	UNIT	NOTE
Clock	II						
Clock Cycle Time (K, K)	tкнкн	2.5	8.4	3.0	8.4	ns	
Clock Phase Jitter (K, \overline{K})	tK var		0.20		0.20	ns	4
Clock High Time (K, \overline{K})	t KHKL	0.4		0.4		ns	
Clock Low Time (K, \overline{K})	t KLKH	0.4		0.4		ns	-
Clock to $\overline{\text{Clock}}$ (K $\uparrow \rightarrow \overline{\text{K}}\uparrow$)	tкнкн	1.06		1.3		ns	
DLL Lock Time (K)	tK lock	2048		2048		cycle	5
K Static to DLL reset	t K reset	30		30		ns	
Output Times	1 1		1	L		1	
K, K High to Output Valid	t KHQV		0.45		0.45	ns	
K, K High to Output Hold	tкнqх	-0.45		-0.45		ns	
K, K High to Echo Clock Valid	tкнсqv		0.45		0.45	ns	
K, \overline{K} High to Echo Clock Hold	tкнсqх	-0.45		-0.45		ns	
CQ, CQ High to Output Valid	t CQHQV		0.2		0.2	ns	-
CQ, CQ High to Output Hold	tсанах	-0.2		-0.2		ns	
CQ High to CQ High	tcqHcqH	0.86		1.1		ns	6
K, K High to Output High-Z	tкнz		0.45		0.45	ns	
K, K High to Output Low-Z	tĸlz	-0.45		-0.45		ns	
CQ, CQ High to QVLD Valid	t QVLD	-0.2	0.2	-0.2	0.2	ns	
Setup Times	1 1		1	L	1	1	
Address valid to K rising edge	tavкн	0.40		0.40		ns	
Control inputs valid to K rising edge	tıvкн	0.40		0.40		ns	2
Data-in valid to K, \overline{K} rising edge	tdvкн	0.28		0.28		ns	
Hold Times						•	
K rising edge to address hold	t KHAX	0.40		0.40		ns	
K rising edge to control inputs hold	tкніх	0.40		0.40		ns	
K, \overline{K} rising edge to data-in hold	t KHDX	0.28		0.28		ns	

Notes: 1. All address inputs <u>must meet the specified setup</u> and hold times for all latching clock edges. 2. Control singles are R, W.

However BWx does not apply to this parameters. BWx signals obey the data setup and hold times.

3. To avoid bus contention, at a given voltage and temperature tKLZ is bigger than tKHZ. The specs as shown do not imply bus contention because tKLZ is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9V) than tKHZ, which is a MAX parameter(worst case at 70°C, 1.7V)

It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
 Vdd slew rate must be less than 0.1V DC per 50 ns for DLL lock retention. DLL lock time begins once Vdd and input clock are stable.

6. This parameter is extrapolated from the input timing parameters (tKHKH - 200ps where 200ps is the internal jitter.) This parameter is only guaranteed by design and not tested in production.



1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

THERMAL RESISTANCE

PRMETER	SYMBOL	ТҮР	Unit	NOTES
Junction to Ambient	θJA	20.8	°C/W	
Junction to Case	θJC	2.3	°C/W	
Junction to Pins	θјв	4.3	°C/W	

Note: Junction temperature is a function of on-chip power dissipation, package thermal impedance, mounting site temperature and mounting site thermal impedance. TJ=TA + PD x 0JA

PIN CAPACITANCE

PRMETER	SYMBOL	TESTCONDITION	ТҮР	MAX	Unit	NOTES
Address Control Input Capacitance	CIN	VIN=0V	3.5	4	pF	
Input and Output Capacitance	Соит	Vout=0V	4	5	pF	
Clock Capacitance	CCLK	-	3	4	pF	


Note: 1. Parameters are tested with RQ=250 Ω and VDDQ=1.5V.

2. Periodically sampled and not 100% tested.

AC TEST CONDITIONS

Parameter	Symbol	Value	Unit
Core Power Supply Voltage	Vdd	1.7~1.9	V
Output Power Supply Voltage	Vddq	1.4~1.6	V
Input High/Low Level	VIH/VIL	1.25/0.25	V
Input Reference Level	VREF	0.75	V
Input Rise/Fall Time	Tr/Tf	0.3/0.3	ns
Output Timing Reference Level		VDDQ/2	V

AC TEST OUTPUT LOAD




Note: Parameters are tested with RQ=250 Ω




1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

APPLICATION INRORMATION






1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM



Note: 1. Q1-1 refers to output from address A1+0, Q1-2 refers to output from address A1+1 i.e. the next internal burst address following A1+0. 2. Outputs are disabled one cycle after a NOP.



TIMING WAVE FORMS OF WRITE AND NOP


Note: 1. D1-1 refers to input to address A1+0, D1-2 refers to input to address A1+1, i.e the next internal burst address following A1+0. 2. BWx assumed active.



http://www.BDTIC.com/SAMSUNG

K7S3236T4C K7S3218T4C

1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM



TIMING WAVE FORMS OF READ, WRITE AND NOP

Note: 1. If address A3=A2, data Q3-1=D2-1, data Q3-2=D2-2, data Q3-3=D2-3, data Q3-4=D2-4 Write data is forwarded immediately as read results. 2.BWx assumed active.




1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port(TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to Vbp through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

IR2	IR1	IR0	IR0 Instruction TDO Output		Notes
0	0	0	EXTEST	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	3
0	1	0	SAMPLE-Z	Boundary Scan Register	2
0	1	1	RESERVED	Do Not Use	6
1	0	0	SAMPLE	Boundary Scan Register	5
1	0	1	RESERVED	Do Not Use	6
1	1	0	RESERVED	Do Not Use	6
1	1	1	BYPASS	Bypass Register	4

NOTE:

- 1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
- 2. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- 3. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
- 5. SAMPLE instruction dose not places DQs in Hi-Z.
- 6. This instruction is reserved for future use.

TAP Controller State Diagram





Rev. 1.3 August 2008

1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

SCAN REGISTER DEFINITION

Part	Instruction Register Bypass Register ID Register		Boundary Scan	
1Mx36	3 bits	1 bit	32 bits	109 bits
2Mx18	3 bits	1 bit	32 bits	109 bits

ID REGISTER DEFINITION

Part	Revision Number (31:29)	Part Configuration (28:12)	Samsung JEDEC Code (11: 1)	Start Bit(0)
1Mx36	000	00def0wx0t0q0b0s0	00011001110	1
2Mx18	000	00def0wx0t0q0b0s0	00011001110	1

Note : Part Configuration

/def=010 for 36Mb, /wx=11 for x36, 10 for x18

/t=1 for DLL Ver., 0 for non-DLL Ver. /q=1 for QDR, 0 for DDR /b=1 for 4Bit Burst, 0 for 2Bit Burst /s=1 for Separate I/O, 0 for Common I/O

BOUNDARY SCAN EXIT ORDER

1 $6R$ 37 $10D$ 2 $6P$ 38 $9E$ 3 $6N$ 39 $10C$ 4 $7P$ 40 $11D$ 5 $7N$ 41 $9C$ 6 $7R$ 42 $9D$ 7 $8R$ 43 $11B$ 8 $8P$ 44 $11C$ 9 $9R$ 44 $11C$ 9 $9R$ 44 $11C$ 11 $10P$ 47 $11A$ 12 $10N$ 48 $10A$ 13 $9P$ 49 $9A$ 14 $10M$ 50 $8B$ 15 $11N$ 51 $7C$ 16 $9M$ 52 $6C$ 88 $3J$ 16 $9M$ 52 $6C$ 88 $3J$ 20 $9L$ 56 21 $10L$ 22 $11K$ 22 $11K$ 24 $9J$ 24 $9J$ 26 $10J$ 26 $10J$ 26 $10J$ 27 $11J$ 62 48 99 $3P$ 28 $11H$ 62 48 99 $3P$ 28 $11H$ 61 $5C$ 66 $1A$ $910G$ 66 28 1102 $1P$ 31 $11F$ 67 38 32 $11G$ 34 $10F$ 35 $11E$ 71 $3C$ <th>ORDER</th> <th>PIN ID</th> <th>ORDER</th> <th>PIN ID</th> <th>ORDER</th> <th>PIN ID</th>	ORDER	PIN ID	ORDER	PIN ID	ORDER	PIN ID
2 $6P$ 38 $9E$ 74 $3E$ 3 $6N$ 39 $10C$ 75 $2D$ 4 $7P$ 40 $11D$ 76 $2E$ 5 $7N$ 41 $9C$ 77 $1E$ 6 $7R$ 42 $9D$ 78 $2F$ 7 $8R$ 42 $9D$ 78 $2F$ 9 $9R$ 44 $11C$ 80 16 9 $9R$ 44 $11C$ 80 16 9 $9R$ 44 $11C$ 80 16 11 $10P$ 47 $11A$ 86 $2G$ 12 $10N$ 48 $10A$ 84 $1H$ 13 $9P$ 49 $9A$ 86 $2J$ 16 $9M$ 51 $7C$ $8R$ 86 $2J$ 16 $9M$ 51 $7C$ $8R$ 86 $2J$ 16 $9M$ 51 $7C$ $8R$ 89 $2K$ 18 $11L$ 54 $7A$ 90 $1K$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 66 $2B$ 94 $1L$ 26 $0J$ 66 $2R$ 99 $3R$ 27 $11J$ 66 $2R$ 99 $3P$ 28 $11H$ 66 $2R$ 99 $3R$ 29 $10G$	1	6R	37	10D	73	2C
3 $6N$ 39 $10C$ 75 $2D$ 4 $7P$ 40 $11D$ 76 $2E$ 5 $7N$ 41 $9C$ 77 $1E$ 6 $7R$ 42 $9D$ 78 $2f$ 7 $8R$ 43 $11B$ 80 $1G$ 8 $8P$ 44 $11C$ 80 $1G$ 9 $9R$ 45 $9B$ 81 $1F$ 10 $11P$ 46 $10B$ 82 $3G$ 11 $10P$ 47 $11A$ 83 $2G$ 12 $10N$ 48 $10A$ 84 $1H$ 13 $9P$ 49 $9A$ 86 $2J$ 14 $10M$ 50 $8B$ 86 $2J$ 15 $11N$ 51 $7C$ 87 $8K$ 16 $9M$ 52 66 86 $3J$ 17 $9N$ 53 $8A$ 86 $2J$ 18 $11L$ 55 $7B$ 91 $2L$ 20 $9L$ 56 66 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 58 94 $1L$ 23 $10K$ 62 48 94 $1L$ 24 $9J$ 61 $5C$ 97 $1N$ 25 $9K$ 61 $5C$ 98 $2M$ 26 $10J$ 65 $1A$ 100 $2N$ 29 $10G$ 66 $2B$ 102					74	3E
4 $7P$ 40 $11D$ 76 $2E$ 5 $7N$ 41 $9C$ 77 $1E$ 6 $7R$ 42 $9D$ 78 $2F$ 7 $8R$ 43 $11B$ 79 $3F$ 8 $8P$ 44 $11C$ 80 $1G$ 9 $9R$ 45 $9B$ 81 $1F$ 10 $11P$ 46 $10B$ 82 $3G$ 11 $10P$ 47 $11A$ 84 $1H$ 13 $9P$ 49 $9A$ 85 $1J$ 14 $10M$ 50 $8B$ 86 $2J$ 15 $11N$ 51 $7C$ 87 $3K$ 16 $9M$ 52 $6C$ 88 $3J$ 17 $9N$ 53 $8A$ 89 $2K$ 18 $11L$ 54 $7A$ 90 $1K$ 19 $11M$ 55 $7B$ 91 $2L$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 24 $9J$ 60 $4A$ 96 $3M$ 25 $9K$ 61 $5C$ 97 $1N$ 26 $10J$ 62 $4B$ 99 $3P$ 28 $11H$ 64 $2A$ 100 $2N$ 31 $11F$ 67 $3B$ 103 $3R$ 32 $11G$ 66 12 101 $2P$ 33 $9F$ 60 18 <td></td> <td>6N</td> <td></td> <td></td> <td>75</td> <td>2D</td>		6N			75	2D
5 $7N$ 41 $9C$ 77 $1E$ 6 $7R$ 42 $9D$ 78 $2F$ 7 $8R$ 43 $11B$ 79 $3F$ 8 $8P$ 44 $11C$ 80 $1G$ 9 $9R$ 45 $9B$ 81 $1F$ 10 $11P$ 46 $10B$ 82 $3G$ 11 $10P$ 47 $11A$ 84 $1H$ 13 $9P$ 49 $9A$ 85 $1J$ 14 $10M$ 50 $8B$ 86 $2J$ 15 $11N$ 51 $7C$ 87 $3K$ 16 $9M$ 52 $6C$ 88 $3J$ 17 $9N$ 53 $8A$ 89 $2K$ 18 $11L$ 54 $7A$ 90 $1K$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 66 $4A$ 96 $3M$ 24 $9J$ 60 $4A$ 96 $3M$ 25 $9K$ 61 $5C$ 98 $2M$ 26 $10J$ 65 $1A$ 100 $2N$ 28 $11H$ 64 $2A$ 100 $2N$ 32 $11G$ 66 $2B$ 102 $1P$ 33 $9F$ 66 $2B$ 103 $3R$ 32		7P	40	11D	76	2E
6 $7R$ 42 $9D$ 78 $2F$ 7 $8R$ 43 $11B$ 79 $3F$ 8 $8P$ 44 $11C$ 80 $1G$ 9 $9R$ 445 $9B$ 81 $1F$ 10 $11P$ 46 $10B$ 82 $3G$ 11 $10P$ 47 $11A$ 833 $2G$ 11 $10P$ 47 $11A$ 84 $1H$ 13 $9P$ 49 $9A$ 86 $2J$ 14 $10M$ 50 $8B$ 86 $2J$ 15 $11N$ 51 $7C$ 87 $3K$ 16 $9M$ 52 $6C$ 88 $3J$ 17 $9N$ 53 $8A$ 89 $2K$ 18 $11L$ 55 $7B$ 91 $2L$ 20 $9L$ 57 $6A$ 92 $3L$ 21 $10L$ 57 $6A$ 92 $3L$ 22 $11K$ 59 $5A$ 94 $1L$ 23 $10K$ 59 $5A$ 95 $3N$ 24 $9J$ 66 $2B$ 99 $3P$ 27 $11J$ 63 $3A$ 99 $3P$ 28 $11H$ 64 $2A$ 100 $2N$ 31 $11F$ 67 $3B$ 103 $3R$ 32 $11G$ 66 $1B$ 103 $3R$ 33 $9F$ 70 $3D$ 106 $5P$ 34 <td></td> <td></td> <td></td> <td></td> <td>77</td> <td>1E</td>					77	1E
78R4311B88P4411C99R459B1011P4610B1110P4711A1210N4810A139P499A1410M508B51517C557B87169M526C1811L547A1911M557B209L566B2110L576A2211K595A2310K595A2610J624B2711J633A2811H642A309G662B3111F673B3211G681C339F691B3511E713C					78	2F
88P4411C801G99R459B 81 1F1011P4610B 82 3G1110P4711A 83 2G1210N4810A 84 1H139P499A 86 2J1410M508B 86 2J1511N517C 87 $3K$ 169M526C 88 $3J$ 179N53 $8A$ 89 $2K$ 1811L547A 90 1K1911M557B 91 $2L$ 209L56 $6B$ 92 $3L$ 2110L57 $6A$ 93 $1M$ 2211K 58 $5B$ 95 $3N$ 249J 60 $4A$ 95 $3N$ 259K 61 $5C$ 97 $1N$ 2610J 62 $4B$ 98 $2M$ 2711J 63 $3A$ 99 $3P$ 2811H 64 $2A$ 98 $2M$ 31 11F 67 $3B$ 103 $3R$ 32 11G 68 $1C$ 104 $4R$ 33 $9F$ 69 $1B$ 105 $4P$ 34 $10F$ 71 $3C$ 107 $5N$					79	3F
99R 45 9B 81 $1F$ 10 $11P$ 46 $10B$ 82 $3G$ 11 $10P$ 47 $11A$ 83 $2G$ 12 $10N$ 48 $10A$ 84 $11H$ 13 $9P$ $9A$ 86 $2J$ 14 $10M$ 50 $8B$ 86 $2J$ 15 $11N$ 51 $7C$ 87 $3K$ 16 $9M$ 52 $6C$ 88 $3J$ 17 $9N$ 53 $8A$ 90 $1K$ 18 $11L$ 55 $7B$ 91 $2L$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 99 $3N$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 60 $4A$ 96 $3M$ 24 $9J$ 66 $4B$ 99 $3P$ 25 $9K$ 61 $5C$ 97 $1N$ 26 $10J$ 63 $3A$ 99 $3P$ 28 $11H$ 64 $2A$ 99 $3P$ 30 $9G$ 66 $2B$ 102 $1P$ 31 $11F$ 67 $3B$ 103 $3R$ 32 $11G$ 69 $1B$ 105 $4P$ 33 $9F$ 69 $1B$ 105 $4P$ 34 $10F$ 71 $3C$ 107 $5N$					80	1G
10 $11P$ 46 $10B$ 82 $3G$ 11 $10P$ 47 $11A$ 83 $2G$ 12 $10N$ 48 $10A$ 84 $1H$ 13 $9P$ 49 $9A$ 85 $1J$ 14 $10M$ 50 $8B$ 86 $2J$ 15 $11N$ 51 $7C$ 87 $3K$ 16 $9M$ 52 $6C$ 88 $3J$ 17 $9N$ 53 $8A$ 89 $2K$ 18 $11L$ 54 $7A$ 900 $1K$ 19 $11M$ 55 $7B$ 900 $1K$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 59 $5A$ 94 $1L$ 26 $10J$ 66 $2B$ 95 $3M$ 27 $11J$ 64 $2A$ 99 $9P$ 31 $11F$ 66 $2B$ 100 $2N$ 33 $9F$ 66 $2B$ 102 $1P$ 31 $11F$ 67 $3B$ 104 $4R$ 33 $9F$ 69 $1B$ 105 $4P$ 34 $10F$ 71 $3C$ 107 $5N$					81	1F
1110P4711A 83 2G1210N4810A 84 1H139P499A 86 $2J$ 1410M508B 86 $2J$ 1511N517C 87 $3K$ 169M 52 $6C$ 88 $3J$ 179N53 $8A$ 89 $2K$ 1811L 54 $7A$ 90 $1K$ 1911M 55 $7B$ 91 $2L$ 209L 56 $6B$ 92 $3L$ 2110L 57 $6A$ 93 $1M$ 2211K 58 $5B$ 94 $1L$ 2310K 59 $5A$ 95 $3N$ 249J 60 $4A$ 96 $3M$ 25 $9K$ 61 $5C$ 97 $1N$ 26 $10J$ 62 $4B$ 98 $2M$ 27 $11J$ 64 $2A$ 99 $3P$ 30 $9G$ 66 $2B$ 100 $2N$ 31 $11F$ 67 $3B$ 103 $3R$ 32 116 68 $1C$ 104 $4R$ 33 $9F$ 36 $1B$ 104 $4R$ 35 $11E$ 71 $3C$ 107 $5N$			46	10B	82	3G
12 $10N$ 48 $10A$ 84 $1H$ 13 $9P$ 49 $9A$ 85 $1J$ 14 $10M$ 50 $8B$ 86 $2J$ 15 $11N$ 51 $7C$ 87 $3K$ 16 $9M$ 52 $6C$ 88 $3J$ 17 $9N$ 53 $8A$ 89 $2K$ 18 $11L$ 55 $7B$ 90 $1K$ 19 $11M$ 55 $7B$ 91 $2L$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 59 $5A$ 94 $1L$ 24 $9J$ 60 $4A$ 96 $3M$ 24 $9J$ 62 $4B$ 99 $3P$ 28 $11H$ 64 $2A$ 99 $3P$ 28 $11H$ 64 $2A$ 100 $2N$ 29 $10G$ 66 $2B$ 102 $1P$ 31 $11F$ 67 $3B$ 103 $3R$ 32 $11G$ 68 $1C$ 104 $4R$ 33 $9F$ 69 $1B$ 105 $4P$ 34 $10F$ 71 $3C$ 107 $5N$		10P			83	2G
139P499A1410M1511N1511N169M526C883J179N538A1811L547A901K209L209L209L566B2211K2310K249J615C2610J2610J2711J633A993P2811H642A1066629106651A309F3410F3511E713C					84	1H
14 $10M$ 50 $8B$ 86 $2J$ 15 $11N$ 51 $7C$ 87 $3K$ 16 $9M$ 52 $6C$ 88 $3J$ 17 $9N$ 53 $8A$ 89 $2K$ 18 $11L$ 54 $7A$ 90 $1K$ 19 $11M$ 55 $7B$ 91 $2L$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 59 $5A$ 94 $1L$ 23 $10K$ 59 $5A$ 96 $3M$ 24 $9J$ 60 $4A$ 96 $3M$ 25 $9K$ 61 $5C$ 97 $1N$ 26 $10J$ 62 $4B$ 99 $3P$ 28 $11H$ 64 $2A$ 99 $3P$ 30 $9G$ 66 $2B$ 100 $2N$ 31 $11F$ 66 $1C$ 101 $2P$ 33 $9F$ 69 $1B$ 103 $3R$ 34 $10F$ 70 $3D$ 106 $5P$ 35 $11E$ 71 $3C$ 107 $5N$					85	1J
15 $11N$ 51 $7C$ 87 $3K$ 16 $9M$ 52 $6C$ 88 $3J$ 17 $9N$ 53 $8A$ 89 $2K$ 18 $11L$ 54 $7A$ 90 $1K$ 19 $11M$ 55 $7B$ 91 $2L$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 59 $5A$ 94 $1L$ 24 $9J$ 60 $4A$ 96 $3M$ 25 $9K$ 61 $5C$ 97 $1N$ 26 $10J$ 62 $4B$ 98 $2M$ 27 $11J$ 63 $3A$ 99 $3P$ 28 $11H$ 64 $2A$ 100 $2N$ 29 $10G$ 66 $2B$ 103 $3R$ 31 $11F$ 67 $3B$ 103 $3R$ 32 $11G$ 68 $1C$ 104 $4R$ 33 $9F$ 69 $1B$ 105 $4P$ 34 $10F$ 71 $3C$ 107 $5N$					86	2J
16 $9M$ 52 $6C$ 88 $3J$ 17 $9N$ 53 $8A$ 89 $2K$ 18 $11L$ 54 $7A$ 90 $1K$ 19 $11M$ 55 $7B$ 91 $2L$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 59 $5A$ 94 $1L$ 23 $10K$ 59 $5A$ 95 $3N$ 24 $9J$ 60 $4A$ 96 $3M$ 25 $9K$ 61 $5C$ 97 $1N$ 26 $10J$ 62 $4B$ 99 $3P$ 28 $11H$ 64 $2A$ 99 $3P$ 30 $9G$ 66 $2B$ 100 $2N$ 31 $11F$ 67 $3B$ 103 $3R$ 32 $11G$ 68 $1C$ 104 $4R$ 33 $9F$ 69 $1B$ 105 $4P$ 34 $10F$ 71 $3C$ 107 $5N$					87	ЗK
17 $9N$ 53 $8A$ 89 $2K$ 18 $11L$ 54 $7A$ 90 $1K$ 19 $11M$ 55 $7B$ 91 $2L$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 59 $5A$ 94 $1L$ 24 $9J$ 60 $4A$ 96 $3M$ 24 $9J$ 61 $5C$ $9K$ 61 $5C$ 26 $10J$ 62 $4B$ 99 $3P$ 28 $11H$ 64 $2A$ 99 $3P$ 28 $11H$ 64 $2A$ 100 $2N$ 29 $10G$ 65 $1A$ 101 $2P$ 30 $9G$ 66 $2B$ 102 $1P$ 31 $11F$ 67 $3B$ 103 $3R$ 32 $11G$ 68 $1C$ 104 $4R$ 33 $9F$ 69 $1B$ 105 $4P$ 34 $10F$ 71 $3C$ 107 $5N$					88	3J
18 $11L$ 54 $7A$ 90 $1K$ 19 $11M$ 55 $7B$ 91 $2L$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 59 $5A$ 94 $1L$ 23 $10K$ 59 $5A$ 95 $3N$ 24 $9J$ 60 $4A$ 96 $3M$ 25 $9K$ 61 $5C$ 97 $1N$ 26 $10J$ 62 $4B$ 98 $2M$ 27 $11J$ 63 $3A$ 99 $3P$ 28 $11H$ 64 $2A$ 100 $2N$ 29 $10G$ 66 $2B$ 102 $1P$ 31 $11F$ 67 $3B$ 103 $3R$ 32 $11G$ 68 $1C$ 104 $4R$ 33 $9F$ 69 $1B$ 106 $5P$ 34 $10F$ 71 $3C$ 107 $5N$					89	2K
19 $11M$ 55 $7B$ 91 $2L$ 20 $9L$ 56 $6B$ 92 $3L$ 21 $10L$ 57 $6A$ 93 $1M$ 22 $11K$ 58 $5B$ 94 $1L$ 23 $10K$ 59 $5A$ 95 $3N$ 24 $9J$ 60 $4A$ 96 $3M$ 25 $9K$ 61 $5C$ 97 $1N$ 26 $10J$ 62 $4B$ 98 $2M$ 27 $11J$ 63 $3A$ 99 $3P$ 28 $11H$ 64 $2A$ 100 $2N$ 29 $10G$ 65 $1A$ 101 $2P$ 30 $9G$ 66 $2B$ 102 $1P$ 31 $11F$ 67 $3B$ 103 $3R$ 32 $11G$ 68 $1C$ 104 $4R$ 33 $9F$ 69 $1B$ 105 $4P$ 34 $10F$ 70 $3D$ 106 $5P$ 35 $11E$ 71 $3C$ 107 $5N$	18	11L			90	1K
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			55		91	2L
21 10L 22 11K 23 10K 23 10K 24 9J 25 9K 61 5C 96 3M 27 11J 63 3A 99 3P 28 11H 64 2A 99 3P 30 9G 66 2B 31 11F 67 3B 32 11G 63 1C 64 2A 101 2P 102 1P 103 3R 11F 67 68 1C 103 3R 104 4R 105 4P 106 5P 34 10F 35 11E					92	3L
22 11K 23 10K 23 10K 24 9J 25 9K 61 5C 62 4B 97 1N 63 3A 99 3P 28 11H 64 2A 99 3P 66 2B 101 2P 30 9G 66 2B 31 11F 67 3B 102 1P 103 3R 32 11G 33 9F 34 10F 71 3C					93	1M
23 10K 59 5A 95 3N 24 9J 60 4A 96 3M 25 9K 61 5C 97 1N 26 10J 62 4B 98 2M 27 11J 63 3A 99 3P 28 11H 64 2A 100 2N 29 10G 65 1A 101 2P 30 9G 66 2B 102 1P 31 11F 67 3B 103 3R 32 11G 68 1C 104 4R 33 9F 69 1B 105 4P 34 10F 71 3C 107 5N					94	1L
24 9J 60 4A 96 3M 25 9K 61 5C 97 1N 26 10J 62 4B 98 2M 27 11J 63 3A 99 3P 28 11H 64 2A 100 2N 29 10G 65 1A 101 2P 30 9G 66 2B 102 1P 31 11F 67 3B 103 3R 32 11G 68 1C 104 4R 33 9F 69 1B 105 4P 34 10F 71 3C 107 5N					95	3N
25 9K 61 5C 97 1N 26 10J 62 4B 98 2M 27 11J 63 3A 99 3P 28 11H 64 2A 100 2N 30 9G 66 2B 101 2P 31 11F 67 3B 102 1P 32 11G 68 1C 104 4R 33 9F 69 1B 105 4P 34 10F 71 3C 107 5N					96	3M
26 10J 62 4B 98 2M 27 11J 63 3A 99 3P 28 11H 64 2A 100 2N 29 10G 65 1A 101 2P 30 9G 66 2B 102 1P 31 11F 67 3B 103 3R 32 11G 68 1C 104 4R 33 9F 69 1B 105 4P 34 10F 71 3C 107 5N					97	1N
27 11J 63 3A 28 11H 29 10G 30 9G 31 11F 66 2B 31 11F 67 3B 32 11G 68 1C 33 9F 34 10F 70 3D 106 5P 107 5N					98	2M
28 11H 64 2A 100 2N 29 10G 65 1A 101 2P 30 9G 66 2B 102 1P 31 11F 67 3B 103 3R 32 11G 68 1C 104 4R 33 9F 69 1B 105 4P 34 10F 70 3D 106 5P 35 11E 71 3C 107 5N	27	11J			99	3P
29 10G 65 1A 101 2P 30 9G 66 2B 102 1P 31 11F 67 3B 103 3R 32 11G 68 1C 104 4R 33 9F 69 1B 105 4P 34 10F 70 3D 106 5P 35 11E 71 3C 107 5N					100	2N
30 9G 66 2B 102 1P 31 11F 67 3B 103 3R 32 11G 68 1C 104 4R 33 9F 69 1B 105 4P 34 10F 70 3D 106 5P 35 11E 71 3C 107 5N	29	10G			101	2P
31 11F 67 3B 103 3R 32 11G 68 1C 104 4R 33 9F 69 1B 105 4P 34 10F 70 3D 106 5P 35 11E 71 3C 107 5N	30		66	2B	102	1P
32 11G 68 1C 104 4R 33 9F 69 1B 105 4P 34 10F 70 3D 106 5P 35 11E 71 3C 107 5N					103	3R
33 9F 69 1B 105 4P 34 10F 70 3D 106 5P 35 11E 71 3C 107 5N					104	4R
34 10F 70 3D 106 5P 35 11E 71 3C 107 5N					105	4P
35 11E 71 3C 107 5N		-			106	5P
					107	5N
	36	10E	72	1D	108	5R

Note: 1. NC pins are read as "X" (i.e. don't care.)





109

Rev. 1.3 August 2008

Internal

1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

JTAG DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Note
Power Supply Voltage	Vdd	1.7	1.8	1.9	V	
Input High Level	Vін	1.3	-	VDD+0.3	V	
Input Low Level	VIL	-0.3	-	0.5	V	
Output High Voltage(Iон=-2mA)	Vон	1.4	-	Vdd	V	
Output Low Voltage(IoL=2mA)	Vol	Vss	-	0.4	V	

Note: 1. The input level of SRAM pin is to follow the SRAM DC specification.

JTAG AC TEST CONDITIONS


Parameter	Symbol	Min	Unit	Note
Input High/Low Level	VIH/VIL	1.8/0.0	V	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		0.9	V	1

Note: 1. See SRAM AC test output load.

JTAG AC Characteristics

Parameter	Symbol	Min	Мах	Unit	Note
TCK Cycle Time	tснсн	50	-	ns	
TCK High Pulse Width	tCHCL	20	-	ns	
TCK Low Pulse Width	tclch	20	-	ns	
TMS Input Setup Time	tмvсн	5	-	ns	
TMS Input Hold Time	tснмх	5	-	ns	
TDI Input Setup Time	tdvcн	5	-	ns	
TDI Input Hold Time	tCHDX	5	-	ns	
SRAM Input Setup Time	tsvcн	5	-	ns	
SRAM Input Hold Time	tchsx	5	-	ns	
Clock Low to Output Valid	tcLQV	0	10	ns	

JTAG TIMING DIAGRAM




SAMSUNG ELECTRONICS Rev. 1.3 August 2008

1Mx36 & 2Mx18 QDR[™] II+ b4 SRAM

165 FBGA PACKAGE DIMENSIONS

15mm x 17mm Body, 1.0mm Bump Pitch, 11x15 Ball Array



Symbol	Value	Units	Note	Symbol	Value	Units	Note
A	15 ± 0.1	mm		E	1.0	mm	
В	17 ± 0.1	mm		F	14.0	mm	
С	1.3 ± 0.1	mm		G	10.0	mm	
D	0.35 ± 0.05	mm		н	0.5 ± 0.05	mm	



Rev. 1.3 August 2008