FLASH MEMORY

Document Title

32M Bit (2M x16) Muxed Burst , Multi Bank NOR Flash Memory

Revision History

<u>Revision No.</u>	History	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial	June 23, 2004	
0.1	Revision - Change the operating temperature range -25°C ~ 85°C> -40°C ~ 85°C	July 9, 2004	
1.0	Revision - Specification finalized	December 22, 2005	



FLASH MEMORY

32M Bit (2M x16) Muxed Burst , Multi Bank NOR Flash Memory

FEATURES

- Single Voltage, 1.7V to 1.95V for Read and Write operations
 Organization
- 2,097,152 x 16 bit (Word Mode Only)
- Multiplexed Data and Address for reduction of interconnections
 A/DQ0 ~ A/DQ15
- Read While Program/Erase Operation
- Multiple Bank Architecture
- 16 Banks (2Mb Partition)
- Read Access Time (@ CL=30pF)
 - Asynchronous Random Access Time : 90ns (54MHz)
 - Synchronous Random Access Time : 88.5ns (54MHz)
 - Burst Access Time : 14.5ns (54MHz)
- Burst Length :
 - Continuous Linear Burst
 - Linear Burst : 8-word & 16-word with No-wrap & Wrap
- Block Architecture
 - Eight 4Kword blocks and sixty three 32Kword blocks
 - Bank 0 contains eight 4 Kword blocks and three 32 Kword blocks
 - Bank 1 ~ Bank 15 contain sixty 32Kword blocks
- Reduce program time using the VPP
- Power Consumption (Typical value, CL=30pF)
 - Burst Access Current : 25mA
 - Program/Erase Current : 15mA
 - Read While Program/Erase Current : 35mA
 - Standby Mode/Auto Sleep Mode : 5uA
- Block Protection/Unprotection
 - Using the software command sequence
 - Last two boot blocks are protected by WP=VIL
 - All blocks are protected by VPP=VIL
- Handshaking Feature
- Provides host system with minimum latency by monitoring RDY
- Erase Suspend/Resume
- Program Suspend/Resume
- Unlock Bypass Program/Erase
- Hardware Reset (RESET)
- Data Polling and Toggle Bits
 - Provides a software method of detecting the status of program or erase completion
- Endurance
- 100K Program/Erase Cycles Minimum
- Data Retention : 10 years
- Industrial Temperature : -40°C ~ 85° C
- Support Common Flash Memory Interface
- Low Vcc Write Inhibit
- Package : 44 ball FBGA Type, 7.5X5.0mm
 0.5 mm ball pitch
 - 1.0 mm (Max.) Thickness

GENERAL DESCRIPTION

The K8S3215E featuring single 1.8V power supply is a 32Mbit Muxed Burst Multi Bank Flash Memory organized as 4Mx16. The memory architecture of the device is designed to divide its memory arrays into 71 blocks with independent hardware protection. This block architecture provides highly flexible erase and program capability. The K8S3215E NOR Flash consists of sixteen banks. This device is capable of reading data from one bank while programming or erasing in the other bank.

Regarding read access time, at 54MHz, the K8S3215E provides a burst access of 14.5ns with initial access times of 88.5ns at 30pF. The device performs a program operation in units of 16 bits (Word) and erases in units of a block. Single or multiple blocks can be erased. The block erase operation is completed within typically 0.7 sec. The device requires 15mA as program/erase current in the extended temperature ranges. The K8S3215E NOR Flash Memory is created by using Samsung's advanced CMOS process technology. This device is

PIN DESCRIPTION

available in 44 ball FBGA package.

Pin Name	Pin Function
A16 - A20	Address Inputs
A/DQ0 - A/DQ15	Multiplexed Address/Data input/output
CE	Chip Enable
ŌĒ	Output Enable
RESET	Hardware Reset Pin
Vpp	Accelerates Programming
WE	Write Enable
WP	Hardware Write Protection Input
CLK	Clock
RDY	Ready Output
AVD	Address Valid Input
Vcc	Power Supply
Vss	Ground

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.




http://www.BDTIC.com/Samsung


K8S3215ETD

FLASH MEMORY

44 Ball FBGA TOP VIEW (BALL DOWN)



FUNCTIONAL BLOCK DIAGRAM



SAMSUN G ELECTRONICS

FLASH MEMORY

ORDERING INFORMATION




Table 1. PRODUCT LINE-UP

	K8S3215E					
	Synchronous/Burst	Asynchronous				
	Speed Option	7B (54MHz)	Speed Option	7B (54MHz)		
	Max. Initial Access Time (tIAA, ns)	88.5	Max Access Time (tAA, ns)	90		
Vcc=1.7V-1.95V	Max. Burst Access Time (tBA, ns)	14.5	Max CE Access Time (tce, ns)	90		
	Max. OE Access Time (toe, ns)	20	Max OE Access Time (toe, ns)	20		

Table 2. K8S3215E DEVICE BANK DIVISIONS

	Bank 0	В	ank 1 ~ Bank 15
Mbit	Block Sizes	Mbit	Block Sizes
2 Mbit	Eight 4Kwords, Three 32Kwords	30 Mbit	Sixty 32Kwords



http://www.BDTIC.com/Samsung

K8S3215ETD

FLASH MEMORY

Table 3. Block Address Table

Bank	Block	Block Size	(x16) Address Range
	BA70	4 Kwords	1FF000h-1FFFFFh
	BA69	4 Kwords	1FE000h-1FEFFFh
	BA68	4 Kwords	1FD000h-1FDFFFh
	BA67	4 Kwords	1FC000h-1FCFFFh
	BA66	4 Kwords	1FB000h-1FBFFFh
Bank0	BA65	4 Kwords	1FA000h-1FAFFFh
	BA64	4 Kwords	1F9000h-1F9FFFh
	BA63	4 Kwords	1F8000h-1F8FFFh
	BA62	32 Kwords	1F0000h-1F7FFFh
	BA61	32 Kwords	1E8000h-1EFFFFh
	BA60	32 Kwords	1E0000h-1E7FFFh
	BA59	32 Kwords	1D8000h-1DFFFFh
Bank1	BA58	32 Kwords	1D0000h-1D7FFFh
Banki	BA57	32 Kwords	1C8000h-1CFFFFh
	BA56	32 Kwords	1C0000h-1C7FFFh
	BA55	32 Kwords	1B8000h-1BFFFFh
Bank2	BA54	32 Kwords	1B0000h-1B7FFFh
Dalikz	BA53	32 Kwords	1A8000h-1AFFFFh
	BA52	32 Kwords	1A0000h-1A7FFFh
	BA51	32 Kwords	198000h-19FFFFh
Bank3	BA50	32 Kwords	190000h-197FFFh
Dalika	BA49	32 Kwords	188000h-18FFFFh
	BA48	32 Kwords	180000h-187FFFh
	BA47	32 Kwords	178000h-17FFFFh
Denkd	BA46	32 Kwords	170000h-177FFFh
Bank4	BA45	32 Kwords	168000h-16FFFFh
	BA44	32 Kwords	160000h-167FFFh



http://www.BDTIC.com/Samsung

K8S3215ETD

FLASH MEMORY

Table 3. Block Address Table (Continued)

Bank	Block	Block Size	(x16) Address Range
	BA43	32 Kwords	158000h-15FFFh
Donk/5	BA42	32 Kwords	150000h-157FFFh
Bank5	BA41	32 Kwords	148000h-14FFFFh
	BA40	32 Kwords	140000h-147FFFh
	BA39	32 Kwords	138000h-13FFFFh
Danke	BA38	32 Kwords	130000h-137FFFh
Bank6	BA37	32 Kwords	128000h-12FFFFh
	BA36	32 Kwords	120000h-127FFFh
	BA35	32 Kwords	118000h-11FFFFh
Deals7	BA34	32 Kwords	110000h-117FFFh
Bank7	BA33	32 Kwords	108000h-10FFFh
	BA32	32 Kwords	100000h-107FFFh
	BA31	32 Kwords	0F8000h-0FFFFFh
	BA30	32 Kwords	0F0000h-0F7FFFh
Bank8	BA29	32 Kwords	0E8000h-0EFFFFh
	BA28	32 Kwords	0E0000h-0E7FFFh
	BA27	32 Kwords	0D8000h-0DFFFFh
	BA26	32 Kwords	0D0000h-0D7FFFh
Bank9	BA25	32 Kwords	0C8000h-0CFFFFh
	BA24	32 Kwords	0C0000h-0C7FFFh
	BA23	32 Kwords	0B8000h-0BFFFFh
	BA21	32 Kwords	0B0000h-0B7FFFh
Bank10	BA21	32 Kwords	0A8000h-0AFFFFh
	BA20	32 Kwords	0A0000h-0A7FFFh
	BA19	32 Kwords	098000h-09FFFFh
	BA18	32 Kwords	090000h-097FFFh
Bank11	BA17	32 Kwords	088000h-08FFFFh
	BA16	32 Kwords	080000h-087FFFh
	BA15	32 Kwords	078000h-07FFFFh
	BA14	32 Kwords	070000h-077FFFh
Bank12	BA13	32 Kwords	068000h-06FFFFh
	BA12	32 Kwords	060000h-067FFFh
	BA11	32 Kwords	058000h-05FFFFh
	BA10	32 Kwords	050000h-057FFFh
Bank13	BA9	32 Kwords	048000h-04FFFFh
	BA8	32 Kwords	040000h-047FFFh
	BA7	32 Kwords	038000h-03FFFFh
	BA6	32 Kwords	030000h-037FFFh
Bank14	BA5	32 Kwords	028000h-02FFFFh
	BA4	32 Kwords	020000h-027FFFh
	BA3	32 Kwords	018000h-01FFFFh
	BA2	32 Kwords	010000h-017FFFh
Bank15	BA1	32 Kwords	008000h-00FFFFh
	BA0	32 Kwords	000000h-007FFFh



FLASH MEMORY

PRODUCT INTRODUCTION

The K8S3215E is an 32Mbit (33,554,432 bits) NOR-type Burst Flash memory. The device features 1.8V single voltage power supply operating within the range of 1.7V to 1.95V. The device is programmed by using the Channel Hot Electron (CHE) injection mechanism which is used to program EPROMs. The device is erased electrically by using Fowler-Nordheim tunneling mechanism. To provide highly flexible erase and program capability, the device adapts a block memory architecture that divides its memory array into 71 blocks (32-Kword x 63, 4-Kword x 8,). Programming is done in units of 16 bits (Word). All bits of data in one or multiple blocks can be erased when the device executes the erase operation. To prevent the device from accidental erasing or over-writing the programmed data, 71 memory blocks can be hardware protected. Regarding read access time, at 54MHz, the K8S3215E provides a burst access of 14.5ns with initial access times of 88.5ns at 30pF. The command set of K8S3215E is compatible with standard Flash devices. The device uses Chip Enable (CE), Write Enable (WE), Address Valid(AVD) and Output Enable (OE) to control asynchronous read and write operation. For burst operations, the device additionally requires Ready (RDY) and Clock (CLK). Device operations are executed by selective command codes. The command codes to be combined with addresses and data are sequentially written to the command registers using microprocessor write timing. The command codes serve as inputs to an internal state machine which controls the program/erase circuitry. Register contents also internally latch addresses and data necessary to execute the program and erase operations. The K8S3215E is implemented with Internal Program/Erase Routines to execute the program/ erase operations. The Internal Program/Erase Routines are invoked by program/erase command sequences. The Internal Program Routine automatically programs and verifies data at specified addresses. The Internal Erase Routine automatically pre-programs the memory cell which is not programmed and then executes the erase operation. The K8S3215E has means to indicate the status of completion of program/erase operations. The status can be indicated via Data polling of DQ7, or the Toggle bit (DQ6). Once the operations have been completed, the device automatically resets itself to the read mode. The device requires only 25 mA as burst and asynchronous mode read current and 15 mA for program/erase operations.

Operation	CE	OE	WE	A16-A20	A/DQ0-15	RESET	CLK	AVD
Asynchronous Read Operation	L	L	н	Add In	Add In/ Dout	Н	L	L
Write	L	н	L	Add In	Add In / Dın	Н	L	
Standby	Н	х	х	x	High-Z	Н	Х	х
Hardware Reset	х	х	х	x	High-Z	L	Х	х
Load Initial Burst Address	L	н	н	Add In	Add In	Н		
Burst Read Operation	L	L	Н	x	Burst Dout	Н		Н
Terminate Burst Read Cycle	Н	х	х	x	High-Z	Н	Х	х
Terminate Burst Read Cycle via RESET	х	х	х	x	High-Z	L	Х	х
Terminate Current Burst Read Cycle and Start New Burst Read Cycle	L	н	Н	Add In	Add In	Н		

Table 4. Device Bus Operations

Note : L=VIL (Low), H=VIH (High), X=Don't Care.



FLASH MEMORY

COMMAND DEFINITIONS

The K8S3215E operates by selecting and executing its operational modes. Each operational mode has its own command set. In order to select a certain mode, a proper command with specific address and data sequences must be written into the command register. Writing incorrect information which include address and data or writing an improper command will reset the device to the read mode. The defined valid register command sequences are stated in Table 5.

Table 5. Command Sequences

Command Definitions		Cycle	1st Cycle	2nd Cycle	3rd Cycle	4th Cycle	5th Cycle	6th Cycle
	Add		RA					
Asynchronous Read	Data	- 1	RD					
	Add		XXXH					
Reset(Note 5)	Data	1	F0H					
Autoselect	Add		555H	2AAH	(DA)555H	(DA)X00H		
Manufacturer ID(Note 6)	Data	- 4	AAH	55H	90H	ECH		
Autoselect	Add		555H	2AAH	(DA)555H	(DA)X01H		
Device ID(Note 6)	Data	4	AAH	55H	90H	2227H		
Autoselect	Add		555H	2AAH	(BA)555H	(BA)X02H		
Block Protection Verify(Note 7)	Data	4	AAH	55H	90H	00H/01H		
Autoselect	Add		555H	2AAH	(DA)555H	(DA)X03H		
Version ID(Note 6, 8)	Data	- 4	AAH	55H	90H	0011H		
D	Add		555H	2AAH	555H	PA		
Program	Data	4	AAH	55H	A0H	PD		
	Add	•	555H	2AAH	555H			
Unlock Bypass	Data	- 3	AAH	55H	20H			
	Add	2	XXX	PA				
Unlock Bypass Program(Note 9)	Data		A0H	PD				
Liplack Burgan Black Ergan(Note 0)	Add	2	XXX	BA				
Unlock Bypass Block Erase(Note 9)	Data		80H	30H				
	Add	_	XXXH	XXXH				
Unlock Bypass Chip Erase(Note 9)	Data	2	80H	10H				
	Add		XXXH	XXXH				
Unlock Bypass Reset	Data	2	90H	00H				
	Add	<u>^</u>	555H	2AAH	555H	555H	2AAH	555H
Chip Erase	Data	6	AAH	55H	80H	AAH	55H	10H
	Add	<u>^</u>	555H	2AAH	555H	555H	2AAH	BA
Block Erase	Data	- 6	AAH	55H	80H	AAH	55H	30H
	Add		(DA)XXXH					
Erase Suspend (Note 10)	Data	- 1	B0H					
	Add		(DA)XXXH					
Erase Resume (Note 11)	Data	- 1	30H					
	Add	_	(DA)XXXH					
Program Suspend (Note12)	Data	1	B0H					
	Add		(DA)XXXH					
Program Resume (Note11)	Data	1	30H					



FLASH MEMORY

Table 5. Command Sequences (Continued)

Command Definitions			1st Cycle	2nd Cycle	3rd Cycle	4th Cycle	5th Cycle	6th Cycle
Block Protection/Unprotection (Note 13)	Add	3	XXX	XXX	ABP			
Block Frotection/onprotection (Note 13)	Data	5	60H	60H	60H			
CEL Query (Note 14)	Add	1	(DA)X55H					
CFI Query (Note 14)	Data	I	98H					
Set Burst Mode Configuration Register (Note 15)	Add	3	555H	2AAH	(CR)555H			
Set burst mode Configuration Register (Note 15)	Data	3	AAH	55H	C0H			

Notes:

- 1. RA : Read Address , PA : Program Address, RD : Read Data, PD : Program Data , BA : Block Address (A20 ~ A12)
- DA : Bank Address (A20 ~ A17), ABP : Address of the block to be protected or unprotected , DI :Die revision ID, CR : Configuration Register Setting 2. The 4th cycle data of autoselect mode and RD are output data. The others are input data.
- 3. Data bits DQ15–DQ8 are don't care in command sequences, except for RD, PD and Device ID.
- 4. Unless otherwise noted, address bits A20-A11 are don't cared.
- 5. The reset command is required to return to read mode.

If a bank entered the autoselect mode during the erase suspend mode, writing the reset command returns that bank to the erase suspend mode. If a bank entered the autoselect mode during the program suspend mode, writing the reset command returns that bank to the program suspend mode. If DQ5 goes high during the program or erase operation, writing the reset command returns that bank to read mode or erase suspend mode if that bank was in erase suspend mode.

- 6. The 3rd and 4th cycle bank address of autoselect mode must be same.
- 7. 00H for an unprotected block and 01H for a protected block.
- 8. Version ID(DQ15~DQ 0) is the HEX. value.
- 9. The unlock bypass command sequence is required prior to this command sequence.
- 10. The system may read and program in non-erasing blocks when in the erase suspend mode. The system may enter the autoselect mode when in the erase suspend mode.
- The erase suspend command is valid only during a block erase operation, and requires the bank address.
- 11. The erase/program resume command is valid only during the erase/program suspend mode, and requires the bank address.
- 12. This mode is used only to enable Data Read by suspending the Program operation.
- 13. Set block address(BA) as either A6 = VIH, A1 = VIH and A0 = VIL for unprotected or A6 = VIL, A1 = VIH and A0 = VIL for protected.
- 14. Command is valid when the device is in Read mode or Autoselect mode.
- 15. See "Set Burst Mode Congiguration Register" for details.



FLASH MEMORY

DEVICE OPERATION

The device has inputs/outputs that accept both address and data information. To write a command or command sequence (which includes programming data to the device and erasing blocks of memory), the system must drive CLK, \overline{AVD} and \overline{CE} to V_{IL} and \overline{OE} to V_{IH} when providing an address to the device, and drive CLK, \overline{WE} and \overline{CE} to V_{IL} and \overline{OE} to V_{IH} when writing commands or data. The device provide the unlock bypass mode to save its program time for program operation. Unlike the standard program command sequence which is comprised of four bus cycles, only two program cycles are required to program a word in the unlock bypass mode. One block, multiple blocks, or the entire device can be erased. Table 3 indicates the address space that each block occupies. The device's address space is divided into sixteen banks: Bank 0 contains the boot/parameter blocks, and the other banks(from Bank 1 to 15) consist of uniform blocks. A "bank address" is the address bits required to uniquely select a bank. Similarly, a "block address" is the address bits required to uniquely select a bank. Similarly, a "block address" is the address bits required to uniquely select a bank. Similarly, a "block address" is the address bits required to the extreme the active current specification for the write mode. The AC Characteristics section contains timing specification tables and timing diagrams for write operations.

Read Mode

The device automatically enters to asynchronous read mode after device power-up. No commands are required to retrieve data in asynchronous mode. After completing an Internal Program/Erase Routine, each bank is ready to read array data. The reset command is required to return a bank to the read(or erase-suspend-read)mode if DQ5 goes high during an active program/erase operation, or if the bank is in the autoselect mode.

The synchronous(burst) mode will **automatically** be enabled on the first rising edge on the CLK input while $\overline{\text{AVD}}$ is held low. That means device enters burst read mode from asynchronous read mode to burst read mode using CLK and $\overline{\text{AVD}}$ signal. When the burst read is finished(or terminated), the device return to asynchronous read mode automatically.

Asynchronous Read Mode

For the asynchronous read mode a valid address should be asserted on A/DQ0-A/DQ15 and A16-A20, while driving \overline{AVD} and \overline{CE} to VIL. WE should remain at VIH. Note that CLK must remain low for asynchronous read mode. The address is latched at the rising edge of \overline{AVD} , and then the system can drive \overline{OE} to VIL. The data will appear on A/DQ0-A/DQ15. Since the memory array is divided into sixteen banks, each bank remains enabled for read access until the command register contents are altered.

Address access time (tAA) is equal to the delay from valid addresses to valid output data. The chip enable access time(tCE) is the delay from the falling edge of \overline{CE} to valid data at the outputs. The output enable access time(tOE) is the delay from the falling edge of \overline{OE} to valid data at the outputs. The output enable access time(tOE) is the delay from the falling edge of \overline{OE} to valid data at the output. The asynchronous access time is measured from a valid address, falling edge of \overline{AVD} or falling edge of \overline{CE} whichever occurs last. To prevent the memory content from spurious altering during power transition, the initial state machine is set for reading array data upon device power-up, or after a hardware reset.

Synchronous (Burst) Read Mode

The device is capable of continuous linear burst operation and linear burst operation of a preset length. For the burst mode, the system should determine how many clock cycles are desired for the initial word(tiAA) of each burst access and what mode of burst operation is desired using "Burst Mode Configuration Register" command sequences. See "Set Burst Mode Configuration" for further details. The status data also can be read during burst read mode by using \overline{AVD} signal with a bank address. To initiate the synchronous read again, a new address and \overline{AVD} pulse is needed after the host has completed status reads or the device has completed the program or erase operation.

Continuous Linear Burst Read

The synchronous(burst) mode will *automatically* be enabled on the first rising edge on the CLK input while $\overline{\text{AVD}}$ is held low. Note that the device is enabled for asynchronous mode when it first powers up. The initial word is output tiAA after the rising edge of the first CLK cycle. Subsequent words are output tiBA after the rising edge of each successive clock cycle, which automatically increments the internal address counter. Note that the device has internal address boundary that occurs every 16 words. When the device is crossing the first word boundary, additional clock cycles are needed before data appears for the next address. The number of additional clock cycle can vary from zero to three cycles, and the exact number of additional clock cycle depends on the starting address of burst read. (Refer to Figure 13) The RDY output indicates this condition to the system by pulsing low. The device will continue to output sequential burst data, wrapping around to address 000000h after it reaches the highest addressable memory location until the system asserts \overline{CE} high, \overline{RESET} low or \overline{AVD} low in conjunction with a new address. (See Table 4.) The reset command does not terminate the burst read operation.

If the host system crosses the bank boundary while reading in burst mode, and the accessed bank is not programming or erasing, a additional clock cycles are needed as previously mentioned. If the host system crosses the bank boundary while the accessed bank is programming or erasing, that is busy bank, the synchronous read will be terminated.



FLASH MEMORY

8-,16-Word Linear Burst Read

As well as the Continuous Linear Burst Mode, there are two(8 & 16 word) linear wrap & no-wrap mode, in which a fixed number of words are read from consecutive addresses. In these modes, the addresses for burst read are determined by the group within which the starting address falls. The groups are sized according to the number of words read in a single burst sequence for a given mode.(See Table. 6)

Table 6. Burst Address Groups(Wrap mode only)

Burst Mode	Group Size	Group Address Ranges
8 word	8 words	0-7h, 8-Fh, 10-17h,
16 word	16words	0-Fh, 10-1Fh, 20-2Fh,

As an example:

In wrap mode case, if the starting address in the 8-word mode is 2h, the address range to be read would be 0-7h, and the wrap burst sequence would be 2-3-4-5-6-7-0-1h. The burst sequence begins with the starting address written to the device, but wraps back to the first address in the selected group. In a similar manner, 16-word wrap mode begin their burst sequence on the starting address written to the device, and the wrap back to the first address in the selected address group.

In no-wrap mode case, if the starting address in the 8-word mode is 2h, the no-wrap burst sequence would be 2-3-4-5-6-7-8-9h. The burst sequence begins with the starting address written to the device, and continue to the 8th address from starting address. In a similar manner, 16-word no-wrap mode begin their burst sequence on the starting address written to the device, and continue to the 16th address from starting address. Also, when the address cross the word boundary in no-wrap mode, same number of additional clock cycles as continuous linear mode is needed.

Programmable Wait State

The programmable wait state feature indicates to the device the number of additional clock cycles that must elapse after AVD is driven active for burst read mode. Upon power up, the number of total initial access cycles defaults to seven.

Handshaking

The handshaking feature allows the host system to simply monitor the RDY signal from the device to determine when the initial word of burst data is ready to be read. To set the number of initial cycle for optimal burst mode, the host should use the programmable wait state configuration. (See "Set Burst Mode Configuration Register" for details.) The rising edge of RDY after \overline{OE} goes low indicates the initial word of valid burst data. Using the autoselect command sequence the handshaking feature may be verified in the device.

Set Burst Mode Configuration Register

The device uses a configuration register to set the various burst parameters : the number of initial cycles for burst and burst read mode. The burst mode configuration register must be set before the device enter burst mode.

The burst mode configuration register is loaded with a three-cycle command sequences. On the third cycle, the data should be C0h, address bits A11-A0 should be 555h, and address bits A18-A12 set the code to be latched. The device will power up or after a hard-ware reset with the default setting.

Address Bit	Function	Settings(Binary)
A18	RDY	1 = RDY active one clock cycle before data 0 = RDY active with data(default)
A17		000 = Continuous(default)
A16	Burst Read Mode	001 = 8-word linear with wrap 010 = 16-word linear with wrap
A15	Burst Read Mode	011 = 8-word linear with no-wrap 100 = 16-word linear with no-wrap 101 ~ 111 = Reserve
A14		000 = Data is valid on the 4th active CLK edge after AVD transition to VIH
A13		001 = Data is valid on the 5th active CLK edge after AVD transition to VIH 010 = Data is valid on the 6th active CLK edge after AVD transition to VIH
A12	Programmable Wait State	011 = Data is valid on the 7th active CLK edge after AVD transition to Vi⊢ (default) 100 = Reserve 101 = Reserve 110 = Reserve 111 = Reserve

Table 7. Burst Mode Configuration Register Table

Programmable Wait State Configuration

This feature informs the device of the number of clock cycles that must elapse after AVD# is driven active before data will be available. This value is determined by the input frequency of the device. Address bits A14-A12 determine the setting. (See Burst Mode Configuration Register Table)



FLASH MEMORY

The Programmable wait state setting instructs the device to set a particular number of clock cycles for the initial access in burst mode. Note that hardware reset will set the wait state to the default setting, that is 7 initial cycles.

Burst Read Mode Setting

The device supports five different burst read modes : continuous linear mode, 8 and 16 word linear burst modes with wrap and 8 and 16 word linear burst modes with no-wrap.

RDY Configuration

By default, the RDY pin will be high whenever there is valid data on the output. The device can be set so that RDY goes active one data cycle before active data. Address bit A18 determine this setting. Note that RDY always go high with valid data in case of word boundary crossing.

Table 8. Burst Address Sequences

	Start		Burst Address Sequence(Decimal)	
	Addr.	Continuous Burst	8-word Burst	16-word Burst
	0	0-1-2-3-4-5-6	0-1-2-3-4-5-6-7	0-1-2-3-413-14-15
	1	1-2-3-4-5-6-7	1-2-3-4-5-6-7-0	1-2-3-4-514-15-0
Wrap	2	2-3-4-5-6-7-8	2-3-4-5-6-7-0-1	2-3-4-5-615-0-1
				•
	•		•	
	0	0-1-2-3-4-5-6	0-1-2-3-4-5-6-7	0-1-2-3-413-14-15
	1	1-2-3-4-5-6-7	1-2-3-4-5-6-7-8	1-2-3-4-514-15-16
No-wrap	2	2-3-4-5-6-7-8	2-3-4-5-6-7-8-9	2-3-4-5-615-16-17
		-		
	-			•

Autoselect Mode

By writing the autoselect command sequences to the system, the device enters the autoselect mode. This mode can be read only by asynchronous read mode. The system can then read autoselect codes from the internal register(which is separate from the memory array). Standard asynchronous read cycle timings apply in this mode. The device offers the Autoselect mode to identify manufacturer and device type by reading a binary code. In addition, this mode allows the host system to verify the block protection or unprotection. Table 5 shows the address and data requirements. The autoselect command sequence may be written to an address within a bank that is in the read mode, erase-suspend-read mode or program-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing in the device. The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the address and the autoselect command. Note that the block address is needed for the verification of block protection. The system may read at any address within the same bank any number of times without initiating another autoselect command sequence. And the burst read should be prohibited during Autoselect Mode. To terminate the autoselect operation, write Reset command(F0H) into the command register.

Table 9. Autoselect Mode Description

Description	Address	Read Data
Manufacturer ID	(DA) + 00H	ECH
Device ID	(DA) + 01H	2227H
Block Protection/Unprotection	(BA) + 02H	01H (protected), 00H (unprotected)
Version ID	(DA) + 03H	0011H

Standby Mode

When the \overline{CE} and \overline{RESET} inputs are both held at Vcc ± 0.2V or the system is not reading or writing, the device enters Stand-by mode to minimize the power consumption. In this mode, the device outputs are placed in the high impedence state, independent of the \overline{OE} input. When the device is in either of these standby modes, the device requires standard access time (tCE) for read access before it is ready to read data. If the device is deselected during erasure or programming, the device draws active current until the operation is completed. Iccs in the DC Characteristics table represents the standby current specification.

Automatic Sleep Mode

The device features Automatic Sleep Mode to minimize the device power consumption during both asynchronous and burst mode. When addresses remain stable for tAA+60ns, the device automatically enables this mode. The automatic sleep mode is independent of the \overline{CE} , \overline{WE} , and \overline{OE} control signals. In a sleep mode, output data is latched and always available to the system. When addresses are changed, the device provides new data without wait time. Automatic sleep mode current is equal to standby mode current.



FLASH MEMORY

Output Disable Mode

When the \overline{OE} input is at V_H, output from the device is disabled. The outputs are placed in the high impedance state.

Block Protection & Unprotection

To protect the block from accidental writes, the block protection/unprotection command sequence is used. On power up, all blocks in the device are protected. To unprotect a block, the system must write the block protection/unprotection command sequence. The first two cycles are written: addresses are don't care and data is 60h. Using the third cycle, the block address (ABP) and command (60h) is written, while specifying with addresses A6, A1 and A0 whether that block should be protected (A6 = VIL, A1 = VIH, A0 = VIL) or unprotected (A6 = VIH, A1 = VIH, A0 = VIL). After the third cycle, the system can continue to protect or unprotect additional cycles, or exit the sequence by writing F0h (reset command).

The device offers three types of data protection at the block level:

- The block protection/unprotection command sequence disables or re-enables both program and erase operations in any block.
- When WP is at VIL, the two outermost blocks are protected.
- When VPP is at VIL, all blocks are protected.

Note that user never float the Vpp and WP, that is, Vpp is always connected with VIH, VIL or VID and WP is VIH or VIL.

Hardware Reset

The device features a hardware method of resetting the device by the RESET input. When the RESET pin is held low(VIL) for at least a period of tRP, the device immediately terminates any operation in progress, tristates all outputs, and ignores all read/write commands for the duration of the RESET pulse. The device also resets the internal state machine to asynchronous read mode. To ensure data integrity, the interrupted operation should be reinitiated once the device is ready to accept another command sequence. As previously noted, when RESET is held at Vss \pm 0.2V, the device enters standby mode. The RESET pin may be tied to the system reset pin. If a system reset occurs during the Internal Program or Erase Routine, the device will be automatically reset to the asynchronous read mode; this will enable the systems microprocessor to read the boot-up firmware from the Flash memory. If RESET is asserted during a program or erase operation, the device requires a time of tREADY (during Internal Routines) before the device is ready to read data again. If RESET is asserted when a program or erase operation is not executing, the reset operation is completed within a time of tREADY (not during Internal Routines). tRH is needed to read data after RESET returns to VIH. Refer to the AC Characteristics tables for RESET parameters and to Figure 6 for the timing diagram.

Software Reset

The reset command provides that the bank is reseted to read mode, erase-suspend-read mode or program-suspend-read mode. The addresses are in Don't Care state. The reset command may be written between the sequence cycles in an erase command sequence before erasing begins, or in an program command sequence before programming begins. If the device begins erasure or programming, the reset command is ignored until the operation is completed. If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. The reset command wall between the sequence cycles in an autoselect command sequence. In an autoselect mode, the reset command must be written to return to the read mode. If a bank entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode, writing the reset command returns that bank to the erase-suspend mode, writing the reset command mode. Also, if a bank entered the autoselect mode while in the Program Suspend mode, writing the reset command returns that bank to the program-suspend-read mode. If DQ5 goes high during a program or erase operation, writing the reset command returns the banks to the read mode. (or erase-suspend-read mode if the bank was in Erase Suspend)

Program

The K8S3215E can be programmed in units of a word. Programming is writing 0's into the memory array by executing the Internal Program Routine. In order to perform the Internal Program Routine, a four-cycle command sequence is necessary. The first two cycles are unlock cycles. The third cycle is assigned for the program setup command. In the last cycle, the address of the memory location and the data to be programmed at that location are written. The device automatically generates adequate program pulses and verifies the programmed cell margin by the Internal Program Routine. During the execution of the Routine, the system is not required to provide further controls or timings. During the Internal Program Routine, commands written to the device will be ignored. Note that a hardware reset during a program operation will cause data corruption at the corresponding location.

Accelerated Program Operation

The device provides accelerated program operations through the Vpp input. Using this mode, faster manufacturing throughput at the factory is possible. When V_{ID} is asserted on the Vpp input, the device automatically enters the Unlock Bypass mode, temporarily unprotects any protected blocks, and uses the higher voltage on the input to reduce the time required for program operations. In accelerated program mode, the system would use a two-cycle program command sequence. By removing V_{ID} returns the device to normal operation mode.



FLASH MEMORY

Unlock Bypass

The K8S3215E provides the unlock bypass mode to save its operation time. This mode is possible for program, block erase and chip erase operation. There are two methods to enter the unlock bypass mode. The mode is invoked by the unlock bypass command sequence or the assertion of VID on VPP pin. Unlike the standard program/erase command sequence that contains four bus cycles, the unlock bypass program/erase command sequence comprises only two bus cycles. The unlock bypass mode is engaged by issuing the unlock bypass command sequence which is comprised of three bus cycles. Writing first two unlock cycles is followed by a third cycle containing the unlock bypass command (20H). Once the device is in the unlock bypass mode, the unlock bypass program/erase command sequence is necessary. The unlock bypass program command sequence is comprised of only two bus cycles; writing the unlock bypass program command (A0H) is followed by the program address and data. This command sequence is comprised of two bus cycles; writing the unlock bypass block erase command(80H-30H) or writing the unlock bypass chip erase command (80H-10H). This command sequences are the only valid ones for erasing the device in the unlock bypass mode. The unlock bypass mode. The unlock bypass reset command sequence is the only valid command sequence to exit the unlock bypass mode. The unlock bypass reset command sequence is the only valid command sequence to exit the unlock bypass mode. The unlock bypass reset command sequence is the only valid command sequence to exit the unlock bypass mode. The unlock bypass reset command sequence is only two bus cycles. The first cycle must contain the data (90H). The second cycle contains only the data (00H). Then, the device returns to the read mode.

To enter the unlock bypass mode in hardware level, the V_{ID} also can be used. By assertion V_{ID} on the V_{PP} pin, the device enters the unlock bypass mode. Also, the all blocks are temporarily unprotected when the device using the V_{ID} for unlock bypass mode. To exit the unlock bypass mode, just remove the asserted V_{ID} from the V_{PP} pin.(Note that user never float the V_{PP}, that is, V_{PP} is always connected with V_{IH}, V_{IL} or V_{ID}.)

Chip Erase

To erase a chip is to write 1's into the entire memory array by executing the Internal Erase Routine. The Chip Erase requires six bus cycles to write the command sequence. The erase set-up command is written after first two "unlock" cycles. Then, there are two more write cycles prior to writing the chip erase command. The Internal Erase Routine automatically pre-programs and verifies the entire memory for an all zero data pattern prior to erasing. The automatic erase begins on the rising edge of the last WE pulse in the command sequence and terminates when DQ7 is "1". After that the device returns to the read mode.

Block Erase

To erase a block is to write 1's into the desired memory block by executing the Internal Erase Routine. The Block Erase requires six bus cycles to write the command sequence shown in Table 5. After the first two "unlock" cycles, the erase setup command (80H) is written at the third cycle. Then there are two more "unlock" cycles followed by the Block Erase command. The Internal Erase Routine automatically pre-programs and verifies the entire memory prior to erasing it. The block address is latched on the rising edge of AVD , while the Block Erase command is latched on the rising edge of WE. Multiple blocks can be erased sequentially by writing the sixth bus-cycle. Upon completion of the last cycle for the Block Erase, additional block address and the Block Erase command (30H) can be written to perform the Multi-Block Erase. For the Multi-Block Erase, only sixth cycle(block address and 30H) is needed. (Similarly, only second cycle is needed in unlock bypass block erase.) An 50us (typical) "time window" is required between the Block Erase command writes. The Block Erase command must be written within the 50us "time window", otherwise the Block Erase command will be ignored. The 50us "time window" is reset when the falling edge of the WE occurs within the 50us of "time window" to latch the Block Erase command. During the 50us of "time window", any command other than the Block Erase command will initiate the Internal Erase Routine to erase the selected blocks. Any Block Erase address and command following the exceeded "time window" may or may not be accepted. No other commands will be recognized except the Erase Suspend command during Block Erase operation.

The device provides accelerated erase operations through the Vpp input. When VID is asserted on the Vpp input, the device automatically enters the Unlock Bypass mode, temporarily unprotects any protected blocks, and uses the higher voltage on the input to reduce the time required for erase. By removing VID returns the device to normal operation mode.

Erase Suspend / Resume

The Erase Suspend command interrupts the Block Erase to read or program data in a block that is not being erased. Also, it is possible to protect or unprotect of the block that is not being erased in erase suspend mode. The Erase Suspend command is only valid during the Block Erase operation including the time window of 50 us. The Erase Suspend command is not valid while the Chip Erase or the Internal Program Routine sequence is running. When the Erase Suspend command is written during a Block Erase operation, the device requires a maximum of 20 us(recovery time) to suspend the erase operation. Therefore system must wait for 20us(recovery time) to read the data from the bank which include the block being erased. Otherwise, system can read the data immediately from a bank which don't include the block being erased without recovery time(max. 20us) after Erase Suspend command. And, after the maximum 20us recovery time, the device is available for programming data in a block that is not being erased. But, when the Erase Suspend command is written during the block erase time window (50 us), the device immediately terminates the block erase time window and suspends the erase operation. The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. When the Erase Resume command is executed, the Block Erase operation will resume. When the Erase Suspend or Erase Resume command is executed, the addresses are in Don't Care state.



FLASH MEMORY

Program Suspend / Resume

The device provides the Program Suspend/Resume mode. This mode is used to enable Data Read by suspending the Program operation. The device accepts a Program Suspend command in Program mode(including Program operations performed during Erase Suspend) but other commands are ignored. After input of the Program Suspend command, 2us is needed to enter the Program Suspend Read mode. Therefore system must wait for 2us(recovery time) to read the data from the block being programmed. Otherwise, system can read the data immediately from a any block(except for the block being programmed) without recovery time after Program Suspend command. Like an Erase Suspend mode, the device can be returned to Program mode by using a Program Resume command.

Read While Write Operation

The device is capable of reading data from one bank while writing in the other banks. This is so called the Read While Write operation. An erase operation may also be suspended to read from or program to another location within the same bank(except the block being erased). The Read While Write operation is prohibited during the chip erase operation. Figure 12 shows how read and write cycles may be initiated for simultaneous operation with zero latency. Refer to the DC Characteristics table for read-while-write current specifications.

Low VCC Write Inhibit

To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out for Vcc less than VLKO. If the Vcc $< V_{LKO}$ (Lock-Out Voltage), the command register and all internal program/erase circuits are disabled. Under this condition the device will reset itself to the read mode.Subsequent writes will be ignored until the Vcc level is greater than VLKO. It is the user's responsibility to ensure that the control pins are logically correct to prevent unintentional writes when Vcc is above VLKO.

Write Pulse "Glitch" Protection

Noise pulses of less than 5ns (typical) on \overline{OE} , \overline{CE} , \overline{AVD} or \overline{WE} do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IH}$. To initiate a write cycle, \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-up Protection

To avoid initiation of a write cycle during Vcc power-up, RESET low must be asserted during Power-up. After RESET goes high. the device is reset to the read mode.



FLASH MEMORY

FLASH MEMORY STATUS FLAGS

The K8S3215E has means to indicate its status of operation in the bank where a program or erase operation is in processes. Address must include bank address being executed internal routine operation. The status is indicated by raising the device status flag via corresponding DQ pins. The status data can be read during burst read mode by using AVD signal with a bank address. That means status read is supported in synchronous mode. If status read is performed, the data provided in the burst read is identical to the data in the initial access. To initiate the synchronous read again, a new address and AVD pulse is needed after the host has completed status reads or the device has completed the program or erase operation. The corresponding DQ pins are DQ7, DQ6, DQ5, DQ3 and DQ2.

Table 10. Hardware Sequence Flags

	Status		DQ7	DQ6	DQ5	DQ3	DQ2
	Programming		DQ7	Toggle	0	0	1
	Block Erase or Chip Erase		0	Toggle	0	1	Toggle
In Progress Erase Suspend Read Erase Suspend Read Erase Suspend Program Program Program Suspend Read	Erase Suspended Block	1	1	0	0	Toggle (Note 1)	
	Non-Erase Suspended Block	Data	Data	Data	Data	Data	
		Non-Erase Suspended Block	DQ7	Toggle	0	0	1
	Program Suspended Block	DQ7	1	0	0	Toggle (Note 1)	
	Non- program Suspended Block	Data	Data	Data	Data	Data	
	Programming		DQ7	Toggle	1	0	No Toggle
Exceeded Time Limits	Block Erase or Chip Erase		0	Toggle	1	1	(Note 2)
	Erase Suspend Program		DQ7	Toggle	1	0	No Toggle

Notes :

1. DQ2 will toggle when the device performs successive read operations from the erase/program suspended block.

2. If DQ5 is High (exceeded timing limits), successive reads from a problem block will cause DQ2 to toggle.

DQ7 : Data Polling

When an attempt to read the device is made while executing the Internal Program, the complement of the data is written to DQ7 as an indication of the Routine in progress. When the Routine is completed an attempt to access to the device will produce the true data written to DQ7. When a user attempts to read the block being erased, DQ7 will be low. If the device is placed in the Erase/Program Suspend Mode, the status can be detected via the DQ7 pin. If the system tries to read an address which belongs to a block that is being erase suspended, DQ7 will be high. And, if the system tries to read an address which belongs to a block that is being program suspended, the output will be the true data of DQ7 itself. If a non-erase-suspended or non-program-suspended block address is read, the device will produce the true data to DQ7. If an attempt is made to program a protected block, DQ7 outputs complements to the Read Mode without changing data in the block. If an attempt is made to erase a protected block, DQ7 outputs complement data in approximately 100us and the device then returns to the Read Mode without erasing the data in the block.

DQ6 : Toggle Bit

Toggle bit is another option to detect whether an Internal Routine is in progress or completed. Once the device is at a busy state, DQ6 will toggle. Toggling DQ6 will stop after the device completes its Internal Routine. If the device is in the Erase/Program Suspend Mode, an attempt to read an address that belongs to a block that is being erased or programmed will produce a high output of DQ6. If an address belongs to a block that is not being erased or programmed, toggling is halted and valid data is produced at DQ6. If an attempt is made to program a protected block, DQ6 toggles for approximately 1us and the device then returns to the Read Mode without changing the data in the block. If an attempt is made to erase a protected block, DQ6 toggles for approximately 100µs and the device then returns to the Read Mode without erasing the data in the block.



FLASH MEMORY

DQ5 : Exceed Timing Limits

If the Internal Program/Erase Routine extends beyond the timing limits, DQ5 will go High, indicating program/erase failure.

DQ3 : Block Erase Timer

The status of the multi-block erase operation can be detected via the DQ3 pin. DQ3 will go High if 50µs of the block erase time window expires. In this case, the Internal Erase Routine will initiate the erase operation. Therefore, the device will not accept further write commands until the erase operation is completed. DQ3 is Low if the block erase time window is not expired. Within the block erase time window, an additional block erase command (30H) can be accepted. To confirm that the block erase command has been accepted, the software may check the status of DQ3 following each block erase command.

DQ2 : Toggle Bit 2

The device generates a toggling pulse in DQ2 only if an Internal Erase Routine or an Erase/Program Suspend is in progress. When the device executes the Internal Erase Routine, DQ2 toggles only if an erasing block is read. Although the Internal Erase Routine is in the Exceeded Time Limits, DQ2 toggles only if an erasing block in the Exceeded Time Limits is read. When the device is in the Erase/Program Suspend mode, DQ2 toggles only if an address in the erasing or programming block is read. If a non-erasing or non-programmed block address is read during the Erase/Program Suspend mode, then DQ2 will produce valid data. DQ2 will go High if the user tries to program a non-erase suspend block while the device is in the Erase Suspend mode.

RDY: Ready

Normally the RDY signal is used to indicate if new burst data is available at the rising edge of the clock cycle or not. If RDY is low state, data is not valid at expected time, and if high state, data is valid. Note that, if \overline{CE} is low and \overline{OE} is high, the RDY is high state.




Figure 1. Data Polling Algorithms

Figure 2. Toggle Bit Algorithms



Commom Flash Memory Interface

Common Flash Momory Interface is contrived to increase the compatibility of host system software. It provides the specific information of the device, such as memory size and electrical features. Once this information has been obtained, the system software will know which command sets to use to enable flash writes, block erases, and control the flash component.

When the system writes the CFI command(98H) to address 55H, the device enters the CFI mode. And then if the system writes the address shown in Table 11, the system can read the CFI data. Query data are always presented on the lowest-order data outputs(DQ0-7) only. In word(x16) mode, the upper data outputs(DQ8-15) is 00h. To terminate this operation, the system must write the reset command.

Description	Addresses (Word Mode)	Data
Query Unique ASCII string "QRY"	10H 11H 12H	0051H 0052H 0059H
Primary OEM Command Set	13H 14H	0002H 0000H
Address for Primary Extended Table	15H 16H	0040H 0000H
Alternate OEM Command Set (00h = none exists)	17H 18H	0000H 0000H
Address for Alternate OEM Extended Table (00h = none exists)	19H 1AH	0000H 0000H
Vcc Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt	1BH	0017H
Vcc Max. (write/erase) D7-D4: volt, D3-D0: 100 millivolt	1CH	0019H
Vpp(Acceleration Program) Supply Minimum 00 = Not Supported, D7 - D4 : Volt, D3 - D0 : 100mV	1DH	0085H
Vpp(Acceleration Program) Supply Maximum 00 = Not Supported, D7 - D4 : Volt, D3 - D0 : 100mV	1EH	0095H
Typical timeout per single word write 2 ^N us	1FH	0004H
Typical timeout for Min. size buffer write 2^{N} us(00H = not supported)	20H	0000H
Typical timeout per individual block erase 2 ^N ms	21H	000AH
Typical timeout for full chip erase 2^{N} ms(00H = not supported)	22H	0010H
Max. timeout for word write 2 ^N times typical	23H	0005H
Max. timeout for buffer write 2 ^N times typical	24H	0000H
Max. timeout per individual block erase 2 ^N times typical	25H	0004H
Max. timeout for full chip erase 2 ^N times typical(00H = not supported)	26H	0000H
Device Size = 2 ^N byte	27H	0016H
Flash Device Interface description	28H 29H	0000H 0000H
Max. number of byte in multi-byte write = 2^{N}	2AH 2BH	0000H 0000H
Number of Erase Block Regions within device	2CH	0002H

Table 11. Common Flash Memory Interface Code



FLASH MEMORY

Table 11. Common Flash Memory Interface Code (Continued)

Description	Addresses (Word Mode)	Data
Erase Block Region 1 Information Bits 0~15: y+1=block number Bits 16~31: block size= z x 256bytes	2DH 2EH 2FH 30H	0007H 0000H 0020H 0000H
Erase Block Region 2 Information	31H 32H 33H 34H	003EH 0000H 0000H 0001H
Erase Block Region 3 Information	35H 36H 37H 38H	0000H 0000H 0000H 0000H
Erase Block Region 4 Information	39H 3AH 3BH 3CH	0000H 0000H 0000H 0000H
Query-unique ASCII string "PRI"	40H 41H 42H	0050H 0052H 0049H
Major version number, ASCII	43H	0035H
Minor version number, ASCII	44H	0030H
Address Sensitive Unlock(Bits 1-0) 0 = Required, 1= Not Required Silcon Revision Number(Bits 7-2)	45H	0000H
Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write	46H	0002H
Block Protect 00 = Not Supported, 01 = Supported	47H	0001H
Block Temporary Unprotect 00 = Not Supported, 01 = Supported	48H	0000H
Block Protect/Unprotect scheme 00 = Not Supported, 01 = Supported	49H	0001H
Simultaneous Operation 00 = Not Supported, 01 = Supported	4AH	0001H
Burst Mode Type 00 = Not Supported, 01 = Supported	4BH	0001H
Page Mode Type 00 = Not Supported, 01 = 4 Word Page 02 = 8 Word Page	4CH	0000H
Top/Bottom Boot Block Flag 02H = Bottom Boot Device, 03H = Top Boot Device	4DH	0003H
Max. Operating Clock Frequency (MHz)	4EH	0042H
RWW(Read While Write) Functionality Restriction (00H = non exists , 01H = exists)	4FH	0000H
Handshaking 00 = Not Supported at both mode, 01 = Supported at Sync. Mode 10 = Supported at Async. Mode, 11 = Supported at both Mode	50H	0001H



http://www.BDTIC.com/Samsung

K8S3215ETD

FLASH MEMORY

ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Rating	Unit
	Vcc	Vcc -0.5 to +2.5 -0.5 to +9.5 -0.5 to +9.5		
Voltage on any pin relative to Vss	VPP			V
	All Other Pins	- Vin	-0.5 to +2.5	
Tomporatura Under Pica	Commercial	- Tbias	-10 to +125	°C
Temperature Under Bias	Extended	I blas	-25 to +125	C
Storage Temperature		Tstg	-65 to +150	°C
Short Circuit Output Current		los	5	mA
Operating Temperature		TA (Industrial Temp.)	-40 to + 85	°C

Notes :

1. Minimum DC voltage is -0.5V on Input/ Output pins. During transitions, this level may fall to -2.0V for periods <20ns.

Maximum DC voltage is Vcc+0.6V on input / output pins which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

Minimum DC input voltage is -0.5V on VPP . During transitions, this level may fall to -2.0V for periods <20ns. Maximum DC input voltage is +9.5V on VPP which, during transitions, may overshoot to +12.0V for periods <20ns.
 Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to GND)

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	Vcc	1.7	1.8	1.95	V
Supply Voltage	Vss	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Input Leakage Current	L	VIN=Vss to Vcc, Vcc=Vccmax		- 1.0	-	+ 1.0	μA
VPP Leakage Current	ILIP	VCC=VCCmax , VPP=9.5V		-	-	35	μA
Output Leakage Current	Ilo	VOUT=Vss to Vcc, Vcc=Vccmax, OE=VIH		- 1.0	-	+ 1.0	μA
Active Burst Read Current	ICCB1	CE=VIL, OE=VIH		-	25	30	mA
Active Asynchronous		CE=VIL, OE=VIH		-	25	30	mA
Read Current	ICC1			-	3	4	mA
Active Write Current (Note 2)	ICC2	CE=VIL, OE=VIH, WE=VIL, VPP=	CE=VIL, OE=VIH, WE=VIL, VPP=VIH		15	30	mA
Read While Write Current	Іссз	CE=VIL, OE=VIH		-	35	55	mA
Accelerated Program Current	ICC4	CE=VIL, OE=VIH , VPP=9.5V		-	15	30	mA
Standby Current	ICC5	CE= RESET=Vcc ± 0.2V		-	5	30	μA
Standby Current During Reset	ICC6	RESET = Vss ± 0.2V		-	5	30	μA
Automatic Sleep Mode(Note 3)	ICC7	$\overline{CE}=V_{SS} \pm 0.2V, \text{ Other Pins}=V_{IL} \text{ or } V_{IH}$ $V_{IL}=V_{SS} \pm 0.2V, V_{IH}=V_{CC} \pm 0.2V$		-	5	30	μA
Input Low Voltage	VIL			-0.5	-	0.4	V
Input High Voltage	Vін			Vcc-0.4	-	Vcc+0.4	V
Output Low Voltage	Vol	IOL = 100 μ A , VCC=VCCmin		-	-	0.1	V
Output High Voltage	Vон	IOH = -100 μ A , VCC=VCCmin		Vcc-0.1	-	-	V
Voltage for Accelerated Program	Vid			8.5	9.0	9.5	V
Low Vcc Lock-out Voltage	Vlko			1.0	-	1.3	V
<u>_</u>	h	Vpp = 9.5V		-	0.8	5	mA
Vpp current in program/erase	lvpp	Vpp = 1.95V		-	-	50	μA

Notes:

1. Maximum Icc specifications are tested with Vcc = Vccmax.

2. Icc active while Internal Erase or Internal Program is in progress.

3. Device enters automatic sleep mode when addresses are stable for tAA + 60ns.



FLASH MEMORY


CAPACITANCE(TA = 25 °C, Vcc = 1.8V, f = 1.0MHz)

ltem	Symbol	Test Condition	Min	Мах	Unit
Input Capacitance	Cin	VIN=0V	-	10	pF
Output Capacitance	Соит	Vout=0V	-	10	pF
Control Pin Capacitance	CIN2	VIN=0V	-	10	pF

 $\ensuremath{\textit{Note}}$: Capacitance is periodically sampled and not 100% tested.

AC TEST CONDITION

Parameter	Value
Input Pulse Levels	0V to Vcc
Input Rise and Fall Times	5ns
Input and Output Timing Levels	Vcc/2
Output Load	CL = 30pF




AC CHARACTERISTICS Synchronous/Burst Read

Parameter	Symbol	-	7B (54 MHz)		
		Min	Max		
Initial Access Time	tiaa	-	88.5	ns	
Burst Access Time Valid Clock to Output Delay	tва	-	14.5	ns	
AVD Setup Time to CLK	tavds	5	-	ns	
AVD Hold Time from CLK	tavdh	7	-	ns	
AVD High to OE Low	tavdo	0	-	ns	
Address Setup Time to CLK	tacs	5	-	ns	
Address Hold Time from CLK	tасн	7	-	ns	
Data Hold Time from Next Clock Cycle	tврн	3	-	ns	
Output Enable to Data	tOE	-	20	ns	
Output Enable to RDY valid	toer	-	14.5	ns	
CE Disable to High Z	tCEZ	-	20	ns	
OE Disable to High Z	toez	-	15	ns	
CE Setup Time to CLK	tces	9	-	ns	
RDY Setup Time to CLK	trdys	4	-	ns	
CLK to RDY Setup Time	t RDYA	-	14.5	ns	
CLK High or Low Time	tclkh/L	4.5	-	ns	
CLK Fall or Rise Time	t CLKHCL	-	3	ns	



FLASH MEMORY

SWITCHING WAVEFORMS



Note: In order to avoid a bus conflict the \overline{OE} signal is enabled on the next rising edge after \overline{AVD} is going high.



FLASH MEMORY

SWITCHING WAVEFORMS




Figure 5. 8 Word Linear Burst Mode with Wrap Around (54 MHz)

Note: In order to avoid a bus conflict the OE signal is enabled on the next rising edge after AVD is going high.





Figure 6. 8 Word Linear Burst with RDY Set One Cycle Before Data (Wrap Around Mode, CR setting : A18=1) Note: In order to avoid a bus conflict the $\overline{\text{OE}}$ signal is enabled on the next rising edge after $\overline{\text{AVD}}$ is going high.



FLASH MEMORY

SWITCHING WAVEFORMS



Note: In order to avoid a bus conflict the \overline{OE} signal is enabled on the next rising edge after \overline{AVD} is going high.



FLASH MEMORY

AC CHARACTERISTICS


Asynchronous Read

Dere	meter	Symbol	76	3	l lmit
Para	meter	Symbol	Min	Max	- Unit
Access Time from CE Low	Access Time from CE Low		-	90	ns
Asynchronous Access Tim	ne	taa	-	90	ns
AVD Low Time		tavdp	12	-	ns
Address Setup Time to ris	Address Setup Time to rising Edge of AVD		5	-	ns
Address Hold Time from I	Address Hold Time from Rising Edge of AVD		7	-	ns
Output Enable to Output V	/alid	toe	-	20	ns
Output Enable Hold	Read		0	-	ns
Time	Toggle and Data Polling	tоен	10	-	ns
Output Disable to High Z(I	Note 1)	toez	-	15	ns

Note: 1. Not 100% tested.

SWITCHING WAVEFORMS

Asynchronous Mode Read (tCE)






FLASH MEMORY

Asynchronous Mode Read (tAA)

Case 1 : Valid Address Transition occurs before AVD is driven to Low



Case 2 : Valid Address Transition occurs after AVD is driven to Low




Figure 8. Asynchronous Mode Read

Note: VA=Valid Read Address, RD=Read Data.



FLASH MEMORY


AC CHARACTERISTICS


Hardware Reset(RESET)


Parameter	Symbol	All Speed	Unit	
Falameter	Symbol	Min	Мах	Unit
RESET Pin Low(During Internal Routines) to Read Mode (Note)	tReady	-	20	μS
RESET Pin Low(NOT During Internal Routines) to Read Mode (Note)	tReady	-	500	ns
RESET Pulse Width	tRP	200	-	ns
Reset High Time Before Read (Note)	tкн	200	-	ns
RESET Low to Standby Mode	t RPD	20	-	μs

Note: Not 100% tested.

SWITCHING WAVEFORMS







Reset Timings during Internal Routines

Figure 9. Reset Timings



FLASH MEMORY

AC CHARACTERISTICS

Erase/Program Operation

Parameter	Symbol	7B			Unit
		Min	Тур	Мах	Unit
WE Cycle Time(Note 1)	twc	100	-	-	ns
Address Setup Time	tas	5	-	-	ns
Address Hold Time	tан	7	-	-	ns
AVD Low Time	tavdp	12	-	-	ns
Data Setup Time	tos	45	-	-	ns
Data Hold Time	tdн	0	-	-	ns
Read Recovery Time Before Write	tGHWL	-	0	-	ns
CE Setup Time	tcs	-	0	-	ns
CE Hold Time	tсн	-	0	-	ns
WE Disable to AVD Enable	twea	30	-	-	ns
WE Pulse Width	twp	-	60	-	ns
WE Pulse Width High	twpн	-	40	-	ns
Latency Between Read and Write Operations	tsr/w	0	-	-	ns
Word Programming Operation	tрgм	-	11.5	-	μS
Accelerated Programming Operation	taccpgm	-	6.5	-	μS
Block Erase Operation (Note 2)	tBERS	-	0.7	-	sec
VPP Rise and Fall Time	tvpp	500	-	-	ns
VPP Setup Time (During Accelerated Programming)	tvps	1	-	-	μs
Vcc Setup Time	tvcs	50	-	-	μs

Notes:

1. Not 100% tested.

2. Not include the preprogramming time.

Erase/Program Performance

Parameter		Limits			Unit	Comments	
		Min.	Тур.	Max.	Unit	Comments	
Block Erase Time	32 Kword	-	0.7	14			
	4 Kword	-	0.6	12		Excludes 00h programming prior to	
Chip Erase Time		-	50	-	sec	erasure	
Accelerated Chip Erase Time		-	40	-			
Word Programming Time		-	11.5	210	μS	Excludes system level overhead	
Accelerated Word Programming Time	•	-	6.5	112	μS		
Chip Programming Time		-	23	138	sec		
Accelerated Chip Programming Time		-	13	78	sec		
Erase/Program Endurance (Note 3)		100,000	-	-	Cycles	Minimum 100,000 cycles guaran- teed in all Bank	

Notes:

1. 25°C, Vcc = 1.8V, 100,000 cycles, typical pattern.

2. System-level overhead is defined as the time required to execute the two or four bus cycle command necessary to program each word. In the preprogramming step of the Internal Erase Routine, all words are programmed to 00H before erasure.


3. 100K Program/Erase Cycle in all Bank



FLASH MEMORY

SWITCHING WAVEFORMS

Program Operations



Notes:

- 1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.
- 2. "In progress" and "complete" refer to status of program operation.
- 3. A16–A20 are don't care during command sequence unlock cycles.
- 4. Status reads in this figure is asynchronous read, but status read in synchronous mode is also supported.


Figure 10. Program Operation Timing



FLASH MEMORY

SWITCHING WAVEFORMS

Erase Operation



Notes:

1. BA is the block address for Block Erase.

2. Address bits A16-A20 are don't cares during unlock cycles in the command sequence.

3. Status reads in this figure is asynchronous read, but status read in synchronous mode is also supported.


Figure 11. Chlp/Block Erase Operations




FLASH MEMORY

SWITCHING WAVEFORMS

Unlock Bypass Program Operations(Accelerated Program)



Unlock Bypass Block Erase Operations



Notes:

- 1. VPP can be left high for subsequent programming pulses.
- 2. Use setup and hold times from conventional program operations.
- 3. Unlock Bypass Program/Erase commands can be used when the VID is applied to Vpp.


Figure 12. Unlock Bypass Operation Timings



FLASH MEMORY

SWITCHING WAVEFORMS


Data Polling Operations



Notes:

1. VA = Valid Address. When the Internal Routine operation is complete, and Data Polling will output true data.

Figure 13. FLASH Data Polling Timings (During Internal Routine)



Toggle Bit Operations

Notes:

1. VA = Valid Address. When the Internal Routine operation is complete, the toggle bits will stop toggling.

Figure 14. Toggle Bit Timings(During Internal Routine)



FLASH MEMORY

SWITCHING WAVEFORMS

Read While Write Operations




Figure 15. Read While Write Operation

Note:

Breakpoints in waveforms indicate that system may alternately read array data from the "non-busy bank" and checking the status of the program or erase operation in the "busy" bank.



Crossing of First Word Boundary in Burst Read Mode

The additional clock insertion for word boundary is needed only at the first crossing of word boundary. This means that no additional clock cycle is needed from 2nd word boundary crossing to the end of continuous burst read. Also, the number of additional clock cycle for the first word boundary can varies from zero to three cycles, and the exact number of additional clock cycle depends on the starting address of burst read.

The rule to determine the additional clock cycle is as follows. All addresses can be divided into 4 groups. The applied rule is "The residue obtained when the address is divided by 4" or "two LSB bits of address". Using this rule, all address can be divided by 4 different groups as shown in below table. For simplicity of terminology, "4N" stands for the address of which the residue is "0"(or the two LSB bits are "00") and "4N+1" for the address of which the residue is "1"(or the two LSB bits are "01"), etc.


The additional clock cycles for first word boundary crossing are zero, one, two or three when the burst read start from "4N" address, "4N+1" address, "4N+2" address or "4N+3" address respectively.

Starting Address vs. Additional Clock Cycles for first word boundary

Srarting Address Group for Burst Read	The Residue of (Address/4)	LSB Bits of Address	Additional Clock Cycles for First Word Boundary Crossing
4N	0	00	0 cycle
4N+1	1	01	1 cycle
4N+2	2	10	2 cycles
4N+3	3	11	3 cycles

Case 1 : Start from "4N" address group

5 cycle for initial access shown. Programmable wait state function is set to 01h (Wait States 3)



Notes:

1. Address boundry occurs every 16 words beginning at address 00000FH , 00001FH , 00002FH , etc.

2. Address 000000H is also a boundry crossing.


3. No additional clock cycles are needed except for 1st boundary crossing.

Figure 16. FLASH Crossing of first word boundary in burst read mode.




FLASH MEMORY

Case2 : Start from "4N+1" address group



Case 3 : Start from "4N+2" address group

5 cycle for initial access shown. Programmable wait state function is set to 01h (Wait States 3)



Notes:

1. Address boundry occurs every 16 words beginning at address 00000FH, 00001FH, 00002FH, etc.

2. Address 000000H is also a boundry crossing.


3. No additional clock cycles are needed except for 1st boundary crossing.

Figure 16. FLASH Crossing of first word boundary in burst read mode.



FLASH MEMORY

Case4 : Start from "4N+3" address group



Notes:

- 1. Address boundry occurs every 16 words beginning at address 00000FH , 00001FH , 00002FH , etc.
- 2. Address 000000H is also a boundry crossing.
- 3. No additional clock cycles are needed except for 1st boundary crossing.

Figure 16. Crossing of first word boundary in burst read mode.




http://www.BDTIC.com/Samsung

K8S3215ETD

FLASH MEMORY

PACKAGE DIMENSIONS



ELECTRONICS

SAMSUNG

FLASH MEMORY

Version ID History

Revision No.	Data(Hex. value) for version ID in Autoselect Mode	Revision Items	Date
Rev 0.0	001EH	Initial	June 23, 2004
Rev 1.0	0011H	Finalized	December 22, 2004

