

SDRAM Unbuffered Module

168pin Unbuffered Module based on 256Mb J-die

**54 TSOP-II with Lead-Free and Halogen-Free
(RoHS compliant)**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.

Table of Contents

| | |
|---|-----------|
| 1.0 Ordering Information | 4 |
| 2.0 Operating Frequencies | 4 |
| 3.0 Feature | 4 |
| 4.0 Pin Configuration (Front side/back side) | 5 |
| 5.0 Pin Description | 5 |
| 6.0 PIN CONFIGURATION DESCRIPTION | 6 |
| 7.0 Functional Block Diagram | 7 |
| 7.1 128MB, 64M x 64 Non-ECC Module (M366S1654JUS) | 7 |
| 7.2 256MB, 32M x 64 Non-ECC Module (M366S3253JUS) | 8 |
| 7.3 512MB, 64M x 64 Non-ECC Module (M366S6453JUS) | 9 |
| 8.0 Absolute Maximum Ratings | 10 |
| 9.0 DC Operating Conditions | 10 |
| 10.0 CAPACITANCE | 10 |
| 11.0 DC CHARACTERISTICS | 11 |
| 11.1 M366S1654JUS (16M x 64, 128MB Module) | 11 |
| 11.2 M366S3253JUS (32M x 64, 256MB Module) | 11 |
| 11.3 M366S6453JUS (64M x 64, 512MB Module) | 12 |
| 12.0 AC Operating Conditions | 13 |
| 13.0 OPERATING AC PARAMETER | 13 |
| 14.0 AC CHARACTERISTICS | 14 |
| 15.0 SIMPLIFIED TRUTH TABLE | 15 |
| 16.0 Physical Dimensions | 16 |
| 16.1 16Mx64 (M366S1654JUS) | 16 |
| 16.2 32Mx64 (M366S3253JUS) | 17 |
| 16.3 64Mx64 (M366S6453JUS) | 18 |

Revision History

| Revision | Month | Year | History |
|----------|----------|------|-------------------|
| 1.0 | November | 2007 | - Initial Release |

168Pin Unbuffered DIMM based on 256Mb J-die (x8, x16)**1.0 Ordering Information**

| Part Number | Density | Organization | Component Composition | Component Package | Height |
|------------------|---------|--------------|-----------------------------|-------------------|----------|
| M366S1654JUS-C7A | 128MB | 16M x 64 | 16M x 16 (K4S561632J) * 4EA | 54-TSOP(II) | 1,000mil |
| M366S3253JUS-C7A | 256MB | 32M x 64 | 32M x 8 (K4S560832J) * 8EA | | 1,375mil |
| M366S6453JUS-C7A | 512MB | 64M x 64 | 32M x 8 (K4S560832J) * 16EA | | 1,375mil |

2.0 Operating Frequencies

| | 7A | |
|-------------------------|---------------|--------------|
| | @CL3 | @CL2 |
| Maximum Clock Frequency | 133MHz(7.5ns) | 100MHz(10ns) |
| CL-tRCD-tRP(clock) | 3 - 3 - 3 | 2 - 2 - 2 |

3.0 Feature

- Burst mode operation
- Auto & self refresh capability (8192 Cycles/64ms)
- LVTTL compatible inputs and outputs
- Single 3.3V ± 0.3V power supply
- MRS cycle with address key programs Latency (Access from column address)
 - Burst length (1, 2, 4, 8 & Full page)
 - Data scramble (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Serial presence detect with EEPROM
- All of 54pin TSOP II components are **Lead-Free, Halogen-Free**, and RoHS compliant package

4.0 Pin Configuration (Front side/back side)

| Pin | Front | Pin | Front | Pin | Front | Pin | Back | Pin | Back | Pin | Back |
|-----|-----------------|-----|-----------------|-----|-------------------|-----|-----------------|-----|-----------------|-----|-------------------|
| 1 | V _{SS} | 29 | DQM1 | 57 | DQ18 | 85 | V _{SS} | 113 | DQM5 | 141 | DQ50 |
| 2 | DQ0 | 30 | **CS0 | 58 | DQ19 | 86 | DQ32 | 114 | **CS1 | 142 | DQ51 |
| 3 | DQ1 | 31 | DU | 59 | V _{DD} | 87 | DQ33 | 115 | RAS | 143 | V _{DD} |
| 4 | DQ2 | 32 | V _{SS} | 60 | DQ20 | 88 | DQ34 | 116 | V _{SS} | 144 | DQ52 |
| 5 | DQ3 | 33 | A0 | 61 | NC | 89 | DQ35 | 117 | A1 | 145 | NC |
| 6 | V _{DD} | 34 | A2 | 62 | *V _{REF} | 90 | V _{DD} | 118 | A3 | 146 | *V _{REF} |
| 7 | DQ4 | 35 | A4 | 63 | **CKE1 | 91 | DQ36 | 119 | A5 | 147 | NC/REGE |
| 8 | DQ5 | 36 | A6 | 64 | V _{SS} | 92 | DQ37 | 120 | A7 | 148 | V _{SS} |
| 9 | DQ6 | 37 | A8 | 65 | DQ21 | 93 | DQ38 | 121 | A9 | 149 | DQ53 |
| 10 | DQ7 | 38 | A10/AP | 66 | DQ22 | 94 | DQ39 | 122 | BA0 | 150 | DQ54 |
| 11 | DQ8 | 39 | BA1 | 67 | DQ23 | 95 | DQ40 | 123 | A11 | 151 | DQ55 |
| 12 | V _{SS} | 40 | V _{DD} | 68 | V _{SS} | 96 | V _{SS} | 124 | V _{DD} | 152 | V _{SS} |
| 13 | DQ9 | 41 | V _{DD} | 69 | DQ24 | 97 | DQ41 | 125 | **CLK1 | 153 | DQ56 |
| 14 | DQ10 | 42 | **CLK0 | 70 | DQ25 | 98 | DQ42 | 126 | A12 | 154 | DQ57 |
| 15 | DQ11 | 43 | V _{SS} | 71 | DQ26 | 99 | DQ43 | 127 | V _{SS} | 155 | DQ58 |
| 16 | DQ12 | 44 | DU | 72 | DQ27 | 100 | DQ44 | 128 | **CKE0 | 156 | DQ59 |
| 17 | DQ13 | 45 | **CS2 | 73 | V _{DD} | 101 | DQ45 | 129 | **CS3 | 157 | V _{DD} |
| 18 | V _{DD} | 46 | DQM2 | 74 | DQ28 | 102 | V _{DD} | 130 | DQM6 | 158 | DQ60 |
| 19 | DQ14 | 47 | DQM3 | 75 | DQ29 | 103 | DQ46 | 131 | DQM7 | 159 | DQ61 |
| 20 | DQ15 | 48 | DU | 76 | DQ30 | 104 | DQ47 | 132 | *A13 | 160 | DQ62 |
| 21 | NC/CB0 | 49 | V _{DD} | 77 | DQ31 | 105 | NC/CB4 | 133 | V _{DD} | 161 | DQ63 |
| 22 | NC/CB1 | 50 | NC | 78 | V _{SS} | 106 | NC/CB5 | 134 | NC | 162 | V _{SS} |
| 23 | V _{SS} | 51 | NC | 79 | **CLK2 | 107 | V _{SS} | 135 | NC | 163 | **CLK3 |
| 24 | NC | 52 | NC/CB2 | 80 | NC | 108 | NC | 136 | NC/CB6 | 164 | NC |
| 25 | NC | 53 | NC/CB3 | 81 | NC | 109 | NC | 137 | NC/CB7 | 165 | SA0 |
| 26 | V _{DD} | 54 | V _{SS} | 82 | SDA | 110 | V _{DD} | 138 | V _{SS} | 166 | SA1 |
| 27 | WE | 55 | DQ16 | 83 | SCL | 111 | CAS | 139 | DQ48 | 167 | SA2 |
| 28 | DQM0 | 56 | DQ17 | 84 | V _{DD} | 112 | DQM4 | 140 | DQ49 | 168 | V _{DD} |

1. * These pins are not used in this module.

2. Pins 82,83,165,166,167 should be NC in the system which does not support SPD.

3. Pins 21,22,52,53,105,106,136,137 are used only ECC(x72) Module.

4. ** About these pins, Refer to the Block Diagram of each.

5.0 Pin Description

Pin Description

| Pin Name | Function | Pin Name | Function |
|------------|------------------------------|------------------|----------------------------|
| A0 ~ A12 | Address input (Multiplexed) | DQM0 ~ 7 | DQM |
| BA0 ~ BA1 | Select bank | V _{DD} | Power supply (3.3V) |
| DQ0 ~ DQ63 | Data input/output | V _{SS} | Ground |
| CB0 ~ CB7 | Check bit (Data-in/data-out) | V _{REF} | Power supply for reference |
| CLK0 ~ 3 | Clock input | REGE | Register enable |
| CKE0, CKE1 | Clock enable input | SDA | Serial data I/O |
| CS0 ~ CS3 | Chip select input | SCL | Serial clock |
| RAS | Row address strobe | SA0 ~ 2 | Address in EEPROM |
| CAS | Column address strobe | DU | Don't use |
| WE | Write enable | NC | No connection |


6.0 PIN CONFIGURATION DESCRIPTION

| Pin | Name | Input Function |
|----------------------------------|-------------------------------|--|
| CLK | <i>System clock</i> | Active on the positive going edge to sample all inputs. |
| \overline{CS} | <i>Chip select</i> | Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM |
| CKE | <i>Clock enable</i> | Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. |
| A0 ~ A12 | <i>Address</i> | Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA12 Column address : (x8 : CA0 ~ CA9), (x16 : CA0 ~ CA8) |
| BA0 ~ BA1 | <i>Bank select address</i> | Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. |
| \overline{RAS} | <i>Row address strobe</i> | Latches row addresses on the positive going edge of the CLK with \overline{RAS} low. Enables row access & precharge. |
| \overline{CAS} | <i>Column address strobe</i> | Latches column addresses on the positive going edge of the CLK with \overline{CAS} low. Enables column access. |
| \overline{WE} | <i>Write enable</i> | Enables write operation and <u>row precharge</u> . Latches data in starting from CAS, WE active. |
| DQM0 ~ 7 | <i>Data input/output mask</i> | Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when DQM active. (Byte masking) |
| REGE | <i>Register enable</i> | The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to V _{DD} through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. |
| DQ0 ~ 63 | <i>Data input/output</i> | Data inputs/outputs are multiplexed on the same pins. |
| CB0 ~ 7 | <i>Check bit</i> | Check bits for ECC. |
| V _{DD} /V _{SS} | <i>Power supply/ground</i> | Power and ground for the input buffers and the core logic. |

7.0 Functional Block Diagram


7.1 128MB, 64M x 64 Non-ECC Module (M366S1654JUS)

(Populated as 1 bank of x16 SDRAM Module)





7.2 256MB, 32M x 64 Non-ECC Module (M366S3253JUS)

(Populated as 1 bank of x8 SDRAM Module)



7.3 512MB, 64M x 64 Non-ECC Module (M366S6453JUS)



(Populated as 2 bank of x8 SDRAM Module)



A0 ~ A12, BA0 & 1 → SDRAM U0 ~ U15
 RAS → SDRAM U0 ~ U15
 CAS → SDRAM U0 ~ U15
 WE → SDRAM U0 ~ U15
 CKE0 → SDRAM U0 ~ U7 CKE1 → SDRAM U8 ~ U15

DQn → Every DQpin of SDRAM

V_{DD} → Two 0.1uF Capacitors per each SDRAM
 V_{SS} → To all SDRAMs



8.0 Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit |
|---|------------------------------------|----------------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | -1.0 ~ 4.6 | V |
| Voltage on V _{DD} supply relative to V _{SS} | V _{DD} , V _{DDQ} | -1.0 ~ 4.6 | V |
| Storage temperature | T _{STG} | -55 ~ +150 | °C |
| Power dissipation | P _D | 1.0 * # of component | W |
| Short circuit current | I _{OS} | 50 | mA |

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

9.0 DC Operating Conditions

Recommended operating conditions (Voltage referenced to V_{SS} = 0V, T_A = 0 to 70°C)

| Parameter | Symbol | Min | Typ | Max | Unit | Note |
|-----------------------|-----------------|------|-----|-----------------------|------|------------------------|
| Supply voltage | V _{DD} | 3.0 | 3.3 | 3.6 | V | |
| Input high voltage | V _{IH} | 2.0 | 3.0 | V _{DDQ} +0.3 | V | 1 |
| Input low voltage | V _{IL} | -0.3 | 0 | 0.8 | V | 2 |
| Output high voltage | V _{OH} | 2.4 | - | - | V | I _{OH} = -2mA |
| Output low voltage | V _{OL} | - | - | 0.4 | V | I _{OL} = 2mA |
| Input leakage current | I _{LI} | -10 | - | 10 | uA | 3 |

Note :

1. V_{IH} (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.

2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3. Any input 0V ≤ V_{IN} ≤ V_{DDQ}. Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

10.0 CAPACITANCE

(V_{DD} = 3.3V, T_A = 23°C, f = 1MHz, V_{REF} = 1.4V ± 200 mV)

| Parameter | Symbol | M366S1654JUS | | M366S3253JUS | | M366S6453JUS | | Unit |
|---|------------------|--------------|-----|--------------|-----|--------------|-----|------|
| | | Min | Max | Min | Max | Min | Max | |
| Input capacitance (A ₀ ~ A ₁₁) | C _{IN1} | 15 | 25 | 25 | 45 | 45 | 85 | pF |
| Input capacitance (<u>RAS</u> , <u>CAS</u> , <u>WE</u>) | C _{IN2} | 15 | 25 | 25 | 45 | 45 | 85 | pF |
| Input capacitance (CKE) | C _{IN3} | 15 | 25 | 25 | 45 | 25 | 45 | pF |
| Input capacitance (CLK) | C _{IN4} | 10 | 13 | 15 | 21 | 15 | 21 | pF |
| Input capacitance (<u>CS</u>) | C _{IN5} | 10 | 15 | 15 | 25 | 15 | 25 | pF |
| Input capacitance (DQM0 ~ DQM7) | C _{IN6} | 8 | 10 | 8 | 12 | 10 | 15 | pF |
| Data input/output capacitance (DQ0 ~ DQ63) | C _{OUT} | 9 | 12 | 9 | 12 | 13 | 18 | pF |



ELECTRONICS

www.BDTIC.com/SAMSUNG

11.0 DC CHARACTERISTICS

11.1 M366S1654JUS (16M x 64, 128MB Module)

(Recommended operating condition unless otherwise noted, $T_A = 0$ to 70°C)

| Parameter | Symbol | Test Condition | Version | Unit | Note |
|--|--------|--|---------|------|------|
| | | | 7A | | |
| Operating current (One bank active) | Icc1 | Burst length = 1, $t_{RC} \geq t_{RC(\min)}$, $IO = 0$ mA | 280 | mA | 1 |
| Precharge standby current in power-down mode | Icc2P | $CKE \leq V_{IH(\max)}$, $t_{CC} = 10$ ns | 8 | mA | |
| | Icc2PS | $CKE \& CLK \leq V_{IL(\max)}$, $t_{CC} = \infty$ | 8 | | |
| Precharge standby current in non power-down mode | Icc2N | $CKE \geq V_{IH(\min)}$, $\overline{CS} \geq V_{IH(\min)}$, $t_{CC} = 10$ ns Input signals are changed one time during 20ns | 60 | mA | |
| | Icc2NS | $CKE \geq V_{IH(\min)}$, $CLK \leq V_{IL(\max)}$, $t_{CC} = \infty$ Input signals are stable | 40 | | |
| Active standby current in power-down mode | Icc3P | $CKE \leq V_{IL(\max)}$, $t_{CC} = 10$ ns | 20 | mA | |
| | Icc3PS | $CKE \& CLK \leq V_{IL(\max)}$, $t_{CC} = \infty$ | 20 | | |
| Active standby current in non power-down mode (One bank active) | Icc3N | $CKE \geq V_{IH(\min)}$, $\overline{CS} \geq V_{IH(\min)}$, $t_{CC} = 10$ ns Input signals are changed one time during 20ns | 112 | mA | |
| | Icc3NS | $CKE \geq V_{IH(\min)}$, $CLK \leq V_{IL(\max)}$, $t_{CC} = \infty$ Input signals are stable | 80 | mA | |
| Operating current (Burst mode) | Icc4 | $IO = 0$ mA, Page burst, 4Banks activated $t_{CCD} = 2$ CLKs | 440 | mA | 1 |
| Refresh current | Icc5 | $t_{RC} \geq t_{RC(\min)}$ | 640 | mA | 2 |
| Self refresh current | Icc6 | $CKE \leq 0.2V$ | 12 | mA | |

11.2 M366S3253JUS (32M x 64, 256MB Module)

(Recommended operating condition unless otherwise noted, $T_A = 0$ to 70°C)

| Parameter | Symbol | Test Condition | Version | Unit | Note |
|--|--------|--|---------|------|------|
| | | | 7A | | |
| Operating current (One bank active) | ICC1 | Burst length = 1, $t_{RC} \geq t_{RC(\min)}$, $IO = 0$ mA | 560 | mA | 1 |
| Precharge standby current in power-down mode | ICC2P | $CKE \leq V_{IL(\max)}$, $t_{CC} = 10$ ns | 16 | mA | |
| | ICC2PS | $CKE \& CLK \leq V_{IL(\max)}$, $t_{CC} = \infty$ | 16 | | |
| Precharge standby current in non power-down mode | ICC2N | $CKE \geq V_{IH(\min)}$, $\overline{CS} \geq V_{IH(\min)}$, $t_{CC} = 10$ ns Input signals are changed one time during 20ns | 120 | mA | |
| | ICC2NS | $CKE \geq V_{IH(\min)}$, $CLK \leq V_{IL(\max)}$, $t_{CC} = \infty$ Input signals are stable | 80 | | |
| Active standby current in power-down mode | ICC3P | $CKE \leq V_{IL(\max)}$, $t_{CC} = 10$ ns | 40 | mA | |
| | ICC3PS | $CKE \& CLK \leq V_{IL(\max)}$, $t_{CC} = \infty$ | 40 | | |
| Active standby current in non power-down mode (One bank active) | ICC3N | $CKE \geq V_{IH(\min)}$, $\overline{CS} \geq V_{IH(\min)}$, $t_{CC} = 10$ ns Input signals are changed one time during 20ns | 224 | mA | |
| | ICC3NS | $CKE \geq V_{IH(\min)}$, $CLK \leq V_{IL(\max)}$, $t_{CC} = \infty$ Input signals are stable | 160 | mA | |
| Operating current (Burst mode) | ICC4 | $IO = 0$ mA, Page burst, 4Banks activated $t_{CCD} = 2$ CLKs | 880 | mA | 1 |
| Refresh current | ICC5 | $t_{RC} \geq t_{RC(\min)}$ | 1,280 | mA | 2 |
| Self refresh current | ICC6 | $CKE \leq 0.2V$ | 24 | mA | |

Note :

1. Measured with outputs open.
2. Refresh period is 64ms.
3. Unless otherwise noted, input swing level is CMOS($V_{IH}/V_{IL} = V_{DDQ}/V_{SSQ}$)

11.3 M366S6453JUS (64M x 64, 512MB Module)

(Recommended operating condition unless otherwise noted, $T_A = 0$ to 70°C)

| Parameter | Symbol | Test Condition | Version | Unit | Note |
|--|--------|--|---------|------|------|
| | | | 7A | | |
| Operating current (One bank active) | ICC1 | Burst length = 1, $t_{RC} \geq t_{RC(\min)}$, $IO = 0$ mA | 784 | mA | 1 |
| Precharge standby current in power-down mode | ICC2P | $CKE \leq V_{IL}(\max)$, $t_{CC} = 10\text{ns}$ | 32 | mA | |
| | ICC2PS | $CKE \& CLK \leq V_{IL}(\max)$, $t_{CC} = \infty$ | 32 | | |
| Precharge standby current in non power-down mode | ICC2N | $CKE \geq V_{IH}(\min)$, $\overline{CS} \geq V_{IH}(\min)$, $t_{CC} = 10\text{ns}$ Input signals are changed one time during 20ns | 240 | mA | |
| | ICC2NS | $CKE \geq V_{IH}(\min)$, $CLK \leq V_{IL}(\max)$, $t_{CC} = \infty$ Input signals are stable | 160 | | |
| Active standby current in power-down mode | ICC3P | $CKE \leq V_{IL}(\max)$, $t_{CC} = 10\text{ns}$ | 80 | mA | |
| | ICC3PS | $CKE \& CLK \leq V_{IL}(\max)$, $t_{CC} = \infty$ | 80 | | |
| Active standby current in non power-down mode (One bank active) | ICC3N | $CKE \geq V_{IH}(\min)$, $\overline{CS} \geq V_{IH}(\min)$, $t_{CC} = 10\text{ns}$ Input signals are changed one time during 20ns | 448 | mA | |
| | ICC3NS | $CKE \geq V_{IH}(\min)$, $CLK \leq V_{IL}(\max)$, $t_{CC} = \infty$ Input signals are stable | 320 | mA | |
| Operating current (Burst mode) | ICC4 | $IO = 0$ mA, Page burst, 4Banks activated $t_{CCD} = 2\text{CLKs}$ | 1,104 | mA | 1 |
| Refresh current | ICC5 | $t_{RC} \geq t_{RC(\min)}$ | 1,504 | mA | 2 |
| Self refresh current | ICC6 | $CKE \leq 0.2V$ | 48 | mA | |


Note :

1. Measured with outputs open.
2. Refresh period is 64ms.
3. Unless otherwise noted, input swing level is CMOS($V_{IH}/V_{IL} = V_{DDQ}/V_{SSQ}$)


12.0 AC Operating Conditions

(V_{DD} = 3.3V ± 0.3V, T_A = 0 to 70°C)

| Parameter | Value | Unit |
|---|--------------------------------------|------|
| AC input levels (V _{IH} /V _{IL}) | 2.4/0.4 | V |
| Input timing measurement reference level | 1.4 | V |
| Input rise and fall time | t _r /t _f = 1/1 | ns |
| Output timing measurement reference level | 1.4 | V |
| Output load condition | See Fig. 2 | |



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

13.0 OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

| Parameter | Symbol | Version | Unit | Note |
|--|-----------------------|-------------------------|------|------|
| | | 7A | | |
| Row active to row active delay | t _{RRD(min)} | 15 | ns | 1 |
| RAS to CAS delay | t _{RCD(min)} | 20 | ns | 1 |
| Row precharge time | t _{RP(min)} | 20 | ns | 1 |
| Row active time | t _{RAS(min)} | 45 | ns | 1 |
| | t _{RAS(max)} | 100 | us | |
| Row cycle time | t _{RC(min)} | 65 | ns | 1 |
| Last data in to row precharge | t _{RDL(min)} | 2 | CLK | 2,5 |
| Last data in to Active delay | t _{DAL(min)} | 2 CLK + t _{RP} | - | 5 |
| Last data in to new col. address delay | t _{CDL(min)} | 1 | CLK | 2 |
| Last data in to burst stop | t _{BAL(min)} | 1 | CLK | 2 |
| Col. address to col. address delay | t _{CCD(min)} | 1 | CLK | 3 |
| Number of valid output data | CAS latency=3 | 2 | ea | 4 |
| | CAS latency=2 | 1 | | |

- The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
- Minimum delay is required to complete write.
- All parts allow every cycle column address change.
- In case of row precharge interrupt, auto precharge and read burst stop.
- In 100MHz and below 100MHz operating conditions, t_{RDL}=1CLK and t_{DAL}=1CLK + 20ns is also supported.
SAMSUNG recommends t_{RDL}=2CLK and t_{DAL}=2CLK + t_{RP}.

14.0 AC CHARACTERISTICS

(AC operating conditions unless otherwise noted)

REFER TO THE INDIVIDUAL COMPONENET, NOT THE WHOLE MODULE.

| Parameter | | Symbol | 7A | | Unit | Note |
|---------------------------|---------------|--------|-----|------|------|------|
| | | | Min | Max | | |
| CLK cycle time | CAS latency=3 | tCC | 7.5 | 1000 | ns | 1 |
| | CAS latency=2 | | 10 | | | |
| CLK to valid output delay | CAS latency=3 | tSAC | - | 5.4 | ns | 1,2 |
| | CAS latency=2 | | - | 6 | | |
| Output data hold time | CAS latency=3 | tOH | 3 | - | ns | 2 |
| | CAS latency=2 | | 3 | - | | |
| CLK high pulse width | tCH | | 2.5 | - | ns | 3 |
| CLK low pulse width | tCL | | 2.5 | - | ns | 3 |
| Input setup time | tSS | | 1.5 | - | ns | 3 |
| Input hold time | tSH | | 0.8 | - | ns | 3 |
| CLK to output in Low-Z | tSLZ | | 1 | - | ns | 2 |
| CLK to output in Hi-Z | CAS latency=3 | tSHZ | - | 5.4 | ns | |
| | CAS latency=2 | | - | 6 | | |

1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, $(tr/2-0.5)ns$ should be added to the parameter.
3. Assumed input rise and fall time ($tr & tf$) = 1ns. If $tr & tf$ is longer than 1ns, transient time compensation should be considered, i.e., $[(tr + tf)/2-1]ns$ should be added to the parameter.

15.0 SIMPLIFIED TRUTH TABLE

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

| Command | | CKEn-1 | CKEn | <u>CS</u> | <u>RAS</u> | <u>CAS</u> | <u>WE</u> | DQM | BA0,1 | A10/AP | A0 ~ A9, A11, A12 | Note | | | |
|------------------------------------|------------------------|--------|------|-----------|------------|------------|-----------|-----|---------|--------|----------------------|----------------|-----|--|--|
| Register | Mode register set | H | X | L | L | L | L | X | OP code | | | 1,2 | | | |
| Refresh | Auto refresh | | H | H | L | L | L | H | X | X | | | 3 | | |
| | Self refresh | Entry | | L | | | | | | X | | | 3 | | |
| | | L | H | L | H | H | H | X | X | | | 3 | | | |
| | | | | H | X | X | X | | X | | | 3 | | | |
| Bank active & row addr. | | | H | X | L | L | H | H | X | V | Row address | | | | |
| Read & column address | Auto precharge disable | | H | X | L | H | L | H | X | V | L | Column address | 4 | | |
| | Auto precharge enable | | | | | | | | | | | | 4,5 | | |
| Write & column address | Auto precharge disable | | H | X | L | H | L | L | X | V | L | Column address | 4 | | |
| | Auto precharge enable | | | | | | | | | | | | 4,5 | | |
| Burst stop | | | H | X | L | H | H | L | X | X | | | 6 | | |
| Precharge | Bank selection | | H | X | L | L | H | L | X | V | L | X | | | |
| | All banks | | | | | | | | | | | | | | |
| Clock suspend or active power down | Entry | H | L | H | X | X | X | X | X | | | | | | |
| | | | | L | V | V | V | | X | | | | | | |
| | Exit | L | H | X | X | X | X | X | X | | | | | | |
| Precharge power down mode | Entry | H | L | H | X | X | X | X | X | | | | | | |
| | | | | L | H | H | H | | X | | | | | | |
| | Exit | L | H | H | X | X | X | X | X | | | | | | |
| | | | | L | V | V | V | | X | | | | | | |
| DQM | | | H | | | | | | V | X | | 7 | | | |
| No operation command | | | H | X | H | X | X | X | X | X | | | | | |
| | | | | | L | H | H | H | | X | | | | | |

1. OP Code : Operand code

A0 ~ A12 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 clock cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.

If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.


6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

16.0 Physical Dimensions

16.1 16Mx64 (M366S1654JUS)

Units : Inches (Millimeters)



Tolerances : ± .005 (.13) unless otherwise specified


The used device is 16Mx16 SDRAM, TSOPII
 SDRAM Part No. : K4S561632J

128MB, 256MB, 512MB Unbuffered DIMM

SDRAM

16.2 32Mx64 (M366S3253JUS)

Units : Inches (Millimeters)



Tolerances : $\pm .005$ (.13) unless otherwise specified







The used device is 32Mx8 SDRAM, TSOPII
SDRAM Part No. : K4S560832J

128MB, 256MB, 512MB Unbuffered DIMM

SDRAM

16.3 64Mx64 (M366S6453JUS)

Units : Inches (Millimeters)



Tolerances : ± .005 (.13) unless otherwise specified

The used device is 32Mx8 SDRAM, TSOPII
SDRAM Part No. : K4S560832J