

# DDR2 VLP Registered SDRAM MODULE

240pin VLP Registered Module based on 1Gb Q-die  
72-bit ECC

**60FBGA / 63FBGA / 65FBGA with Lead-Free and Halogen-Free  
(RoHS compliant)**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

\* Samsung Electronics reserves the right to change products or specification without notice.

## Table of Contents

1.0 DDR2 Registered DIMM Ordering Information .....	4
2.0 Features .....	4
3.0 Address Configuration .....	4
4.0 Pin Configurations (Front side/Back side) .....	5
5.0 Pin Description .....	5
6.0 Input/Output Function Description .....	6
7.0 Functional Block Diagram .....	7
7.1 1GB, 128Mx72 Module - M392T2863QZA .....	7
7.2 2GB, 256Mx72 Module - M392T5663QZA .....	8
7.3 2GB, 256Mx72 Module - M392T5660QZA .....	9
7.4 4GB, DDP 512Mx72 Module - M392T5160QJA .....	10
7.5 8GB, QDP 1Gx72 Module - M392T1G60QQA .....	11
8.0 Absolute Maximum DC Ratings .....	12
9.0 AC & DC Operating Conditions .....	12
9.1 Recommended DC Operating Conditions (SSTL - 1.8) .....	12
9.2 Operating Temperature Condition .....	13
9.3 Input DC Logic Level .....	13
9.4 Input AC Logic Level .....	13
9.5 AC Input Test Conditions .....	13
10.0 IDD Specification Parameters Definition .....	14
11.0 Operating Current Table .....	15
11.1 M392T2863QZA : 1GB(128Mx8 *9) Module .....	15
11.2 M392T2863QZA : 1GB(128Mx8 *9) Module - considering Register and PLL current value .....	15
11.3 M392T5663QZA : 2GB(128Mx8 *18) Module .....	16
11.4 M392T5663QZA : 2GB(128Mx8 *18) Module - considering Register and PLL current value .....	16
11.5 M392T5660QZA : 2GB(256Mx4 *18) Module .....	17
11.6 M392T5660QZA : 2GB(256Mx4 *18) Module - considering Register and PLL current value .....	17
11.7 M392T5160QJA : 4GB(DDP 512Mx4 *18) Module .....	18
11.8 M392T5160QJA : 4GB(DDP 512Mx4 *18) Module - considering Register and PLL current value .....	18
11.9 M392T1G60QQA : 8GB(QDP 1Gx4 *18) Module .....	19
11.10 M392T1G60QQA : 8GB(QDP 1Gx4 *18) Module - considering Register and PLL current value .....	19
12.0 Input/Output Capacitance .....	20
13.0 Electrical Characteristics & AC Timing for DDR2-800/667/533 .....	20
13.1 Refresh Parameters by Device Density .....	20
13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin .....	20
13.3 Timing parameters by speed grade (DDR2-800 and DDR2-667) .....	21
13.4 Timing parameters by speed grade (DDR2-533) .....	23
14.0 Physical Dimensions : .....	25
14.1 128Mbx8 based 128Mx72 Module (1 Rank) .....	25
14.2 128Mbx8/256Mbx4 based 256Mx72 Module (2/1 Ranks) .....	26
14.3 DDP 512Mbx4 based 512Mx72 Module (2 Ranks) .....	27
14.4 QDP 1G x4 based 1Gx72 Module (4 Ranks) .....	28
15.0 240 Pin DDR2 Registered DIMM Clock Topology .....	29

**Revision History**

Revision	Month	Year	History
1.0	April	2008	- Initial Release
1.1	July	2008	- Applied JEDEC update(JESD79-2E) on AC timing table

### 1.0 DDR2 Registered DIMM Ordering Information

Part Number	Density	Organization	Component Composition	Number of Rank	Parity Register	Height
M392T2863QZA-CF7/E6	1GB	128Mx72	128Mx8(K4T1G084QQ)*9EA	1	O	18.30mm
M392T5663QZA-CF7/E6	2GB	256Mx72	128Mx8(K4T1G084QQ)*18EA	2	O	18.30mm
M392T5660QZA-CF7/E6	2GB	256Mx72	256Mx4(K4T1G044QQ)*18EA	1	O	18.30mm
M392T5160QJA-CF7/E6	4GB	512Mx72	DDP 512Mx4(K4T2G044QQ)*18EA	2	O	18.30mm
M392T1G60QQA-CD5	8GB	1Gx72	QDP 1Gx4(K4T4G044QQ)*18EA	4	O	18.30mm

Note :

1. "Z" of Part number(11th digit) stands for Lead-Free and RoHS compliant products.
2. "J" of Part number(11th digit) stands for Lead-Free and RoHS compliant dual-die package products.
3. "Q" of Part number(11th digit) stands for Lead-Free and RoHS compliant quad-die package products.
4. "A" of Part number(12th digit) stands for Parity Register products.
5. "92" of Part number(3~4th digit) stands for VLP(Very Low Profile) Register products.

### 2.0 Features

- Performance range

Speed	DDR2-800 6-6-6	DDR2-667 5-5-5	DDR2-533 4-4-4	Units
CAS Latency	6	5	4	tCK
tRCD(min)	15	15	15	ns
tRP(min)	15	15	15	ns
tRC(min)	60	60	60	ns

- JEDEC standard  $V_{DD} = 1.8V \pm 0.1V$  Power Supply
- $V_{DDQ} = 1.8V \pm 0.1V$
- 266MHz  $f_{CK}$  for 533Mb/sec/pin, 333MHz  $f_{CK}$  for 667Mb/sec/pin, 400MHz  $f_{CK}$  for 800Mb/sec/pin
- 8 Banks
- Posted  $\overline{CAS}$
- Programmable  $\overline{CAS}$  Latency: 3, 4, 5, 6
- Programmable Additive Latency: 0, 1, 2, 3, 4 and 5
- Write Latency(WL) = Read Latency(RL) -1
- Burst Length: 4, 8(Interleave/Nibble sequential)
- Programmable Sequential / Interleave Burst Mode
- Bi-directional Differential Data-Strobe (Single-ended data-strobe is an optional feature)
- Off-Chip Driver(OCD) Impedance Adjustment
- On Die Termination with selectable values(50/75/150 ohms or disable)
- Average Refresh Period 7.8us at lower than a  $T_{CASE} 85^{\circ}C$ , 3.9us at  $85^{\circ}C < T_{CASE} \leq 95^{\circ}C$   
- Support High Temperature Self-Refresh rate enable feature
- Serial presence detect with EEPROM
- DDR2 SDRAM Package: 60ball FBGA - 256Mx4/128Mx8, 63ball FBGA - DDP 512Mx4, 65ball FBGA - QDP 1Gx4
- All of base components are Lead-Free, Halogen-Free, and RoHS compliant

Note: For detailed DDR2 SDRAM operation, please refer to Samsung's Device operation & Timing diagram.

### 3.0 Address Configuration

Organization	Row Address	Column Address	Bank Address	Auto Precharge
256Mx4(1Gb) based Module	A0-A13	A0-A9, A11	BA0-BA2	A10
128Mx8(1Gb) based Module	A0-A13	A0-A9	BA0-BA2	A10

4.0 Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	V <sub>REF</sub>	121	V <sub>SS</sub>	31	DQ19	151	V <sub>SS</sub>	61	A4	181	V <sub>DDQ</sub>	91	V <sub>SS</sub>	211	DM5/DQS14
2	V <sub>SS</sub>	122	DQ4	32	V <sub>SS</sub>	152	DQ28	62	V <sub>DDQ</sub>	182	A3	92	$\overline{\text{DQS5}}$	212	NC/ $\overline{\text{DQS14}}$
3	DQ0	123	DQ5	33	DQ24	153	DQ29	63	A2	183	A1	93	DQS5	213	V <sub>SS</sub>
4	DQ1	124	V <sub>SS</sub>	34	DQ25	154	V <sub>SS</sub>	64	V <sub>DD</sub>	184	V <sub>DD</sub>	94	V <sub>SS</sub>	214	DQ46
5	V <sub>SS</sub>	125	DM0/DQS9	35	V <sub>SS</sub>	155	DM3/DQS12	KEY				95	DQ42	215	DQ47
6	$\overline{\text{DQS0}}$	126	NC/ $\overline{\text{DQS9}}$	36	$\overline{\text{DQS3}}$	156	NC/ $\overline{\text{DQS12}}$	65	V <sub>SS</sub>	185	CK0	96	DQ43	216	V <sub>SS</sub>
7	DQS0	127	V <sub>SS</sub>	37	DQS3	157	V <sub>SS</sub>	66	V <sub>SS</sub>	186	$\overline{\text{CK0}}$	97	V <sub>SS</sub>	217	DQ52
8	V <sub>SS</sub>	128	DQ6	38	V <sub>SS</sub>	158	DQ30	67	V <sub>DD</sub>	187	V <sub>DD</sub>	98	DQ48	218	DQ53
9	DQ2	129	DQ7	39	DQ26	159	DQ31	68	NC/Par_In	188	A0	99	DQ49	219	V <sub>SS</sub>
10	DQ3	130	V <sub>SS</sub>	40	DQ27	160	V <sub>SS</sub>	69	V <sub>DD</sub>	189	V <sub>DD</sub>	100	V <sub>SS</sub>	220	$\overline{\text{S2}}$
11	V <sub>SS</sub>	131	DQ12	41	V <sub>SS</sub>	161	CB4	70	A10/AP	190	BA1	101	SA2	221	$\overline{\text{S3}}$
12	DQ8	132	DQ13	42	CB0	162	CB5	71	BA0	191	V <sub>DDQ</sub>	102	NC(TEST)	222	V <sub>SS</sub>
13	DQ9	133	V <sub>SS</sub>	43	CB1	163	V <sub>SS</sub>	72	V <sub>DDQ</sub>	192	$\overline{\text{RAS}}$	103	V <sub>SS</sub>	223	DM6/DQS15
14	V <sub>SS</sub>	134	DM1/DQS10	44	V <sub>SS</sub>	164	DM8/DQS17	73	$\overline{\text{WE}}$	193	$\overline{\text{S0}}$	104	$\overline{\text{DQS6}}$	224	NC/ $\overline{\text{DQS15}}$
15	$\overline{\text{DQS1}}$	135	NC/ $\overline{\text{DQS10}}$	45	$\overline{\text{DQS8}}$	165	NC/ $\overline{\text{DQS17}}$	74	$\overline{\text{CAS}}$	194	V <sub>DDQ</sub>	105	DQS6	225	V <sub>SS</sub>
16	DQS1	136	V <sub>SS</sub>	46	DQS8	166	V <sub>SS</sub>	75	V <sub>DDQ</sub>	195	ODT0	106	V <sub>SS</sub>	226	DQ54
17	V <sub>SS</sub>	137	RFU	47	V <sub>SS</sub>	167	CB6	76	$\overline{\text{S1}}$	196	A13	107	DQ50	227	DQ55
18	$\overline{\text{RESET}}$	138	RFU	48	CB2	168	CB7	77	ODT1	197	V <sub>DD</sub>	108	DQ51	228	V <sub>SS</sub>
19	NC	139	V <sub>SS</sub>	49	CB3	169	V <sub>SS</sub>	78	V <sub>DDQ</sub>	198	V <sub>SS</sub>	109	V <sub>SS</sub>	229	DQ60
20	V <sub>SS</sub>	140	DQ14	50	V <sub>SS</sub>	170	V <sub>DDQ</sub>	79	V <sub>SS</sub>	199	DQ36	110	DQ56	230	DQ61
21	DQ10	141	DQ15	51	V <sub>DDQ</sub>	171	CKE1	80	DQ32	200	DQ37	111	DQ57	231	V <sub>SS</sub>
22	DQ11	142	V <sub>SS</sub>	52	CKE0	172	V <sub>DD</sub>	81	DQ33	201	V <sub>SS</sub>	112	V <sub>SS</sub>	232	DM7/DQS16
23	V <sub>SS</sub>	143	DQ20	53	V <sub>DD</sub>	173	NC	82	V <sub>SS</sub>	202	DM4/DQS13	113	$\overline{\text{DQS7}}$	233	NC/ $\overline{\text{DQS16}}$
24	DQ16	144	DQ21	54	BA2	174	NC	83	$\overline{\text{DQS4}}$	203	NC/ $\overline{\text{DQS13}}$	114	DQS7	234	V <sub>SS</sub>
25	DQ17	145	V <sub>SS</sub>	55	NC/Err_Out	175	V <sub>DDQ</sub>	84	DQS4	204	V <sub>SS</sub>	115	V <sub>SS</sub>	235	DQ62
26	V <sub>SS</sub>	146	DM2/DQS11	56	V <sub>DDQ</sub>	176	A12	85	V <sub>SS</sub>	205	DQ38	116	DQ58	236	DQ63
27	$\overline{\text{DQS2}}$	147	NC/ $\overline{\text{DQS11}}$	57	A11	177	A9	86	DQ34	206	DQ39	117	DQ59	237	V <sub>SS</sub>
28	DQS2	148	V <sub>SS</sub>	58	A7	178	V <sub>DD</sub>	87	DQ35	207	V <sub>SS</sub>	118	V <sub>SS</sub>	238	V <sub>DDSPD</sub>
29	V <sub>SS</sub>	149	DQ22	59	V <sub>DD</sub>	179	A8	88	V <sub>SS</sub>	208	DQ44	119	SDA	239	SA0
30	DQ18	150	DQ23	60	A5	180	A6	89	DQ40	209	DQ45	120	SCL	240	SA1
								90	DQ41	210	V <sub>SS</sub>				

NC = No Connect, RFU = Reserved for Future Use

1. RESET (Pin 18) is connected to both OE of PLL and Reset of register.
2. The Test pin (Pin 102) is reserved for bus analysis probes and is not connected on normal memory modules (DIMMs)
3. NC/Err\_Out ( Pin 55) and NC/Par\_In (Pin 68) are for optional function to check address and command parity.

5.0 Pin Description

Pin Name	Description	Pin Name	Description
CK0	Clock Inputs, positive line	ODT0~ODT1	On die termination
$\overline{\text{CK0}}$	Clock inputs, negative line	DQ0~DQ63	Data Input/Output
CKE0, CKE1	Clock Enables	CB0~CB7	Data check bits Input/Output
$\overline{\text{RAS}}$	Row Address Strobe	DQS0~DQS8	Data strobes
$\overline{\text{CAS}}$	Column Address Strobe	$\overline{\text{DQS0}}$ ~ $\overline{\text{DQS8}}$	Data strobes, negative line
$\overline{\text{WE}}$	Write Enable	DM(0~8), DQS(9~17)	Data Masks / Data strobes (Read)
$\overline{\text{S0}}$ ~ $\overline{\text{S3}}$	Chip Selects	DQS9~DQS17	Data strobes (Read), negative line
A0~A9, A11~A13	Address Inputs	RFU	Reserved for Future Use
A10/AP	Address Input/Autoprecharge	NC	No Connect
BA0~BA2	DDR2 SDRAM Bank Address	TEST	Memory bus test tool (Not Connect and Not Useable on DIMMs)
SCL	Serial Presence Detect (SPD) Clock Input	V <sub>DD</sub>	Core Power
SDA	SPD Data Input/Output	V <sub>DDQ</sub>	I/O Power
SA0~SA2	SPD address	V <sub>SS</sub>	Ground
Par_In	Parity bit for the Address and Control bus	V <sub>REF</sub>	Input/Output Reference
Err_Out	Parity error found in the Address and Control bus	V <sub>DDSPD</sub>	SPD Power
RESET	Register and PLL control pin		

\* The V<sub>DD</sub> and V<sub>DDQ</sub> pins are tied to the single power-plane on PCB.



**6.0 Input/Output Function Description**

Symbol	Type	Description
CK0	Input	Positive line of the differential pair of system clock inputs that drives input to the on-DIMM PLL.
$\overline{\text{CK0}}$	Input	Negative line of the differential pair of system clock inputs that drives the input to the on-DIMM PLL.
CKE0~CKE1	Input	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, or the Self Refresh mode.
$\overline{\text{S0}}\sim\overline{\text{S3}}$	Input	Enables the associated SDRAM command decoder when low and disables decoder when high. When decoder is disabled, new commands are ignored but previous operations continue. These input signals also disable all outputs (except CKE and ODT) of the register(s) on the DIMM when both inputs are high.
ODT0~ODT1	Input	I/O bus impedance control signals.
$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	Input	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$ , $\overline{\text{RAS}}$ , and $\overline{\text{WE}}$ define the operation to be executed by the SDRAM.
V <sub>REF</sub>	Supply	Reference voltage for SSTL_18 inputs
V <sub>DDQ</sub>	Supply	Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity
BA0~BA2	Input	Selects which SDRAM bank of eight is activated.
A0~A9,A10/AP A11~A13	Input	During a Bank Activate command cycle, Address defines the row address. During a Read or Write command cycle, Address defines the column address. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0, BA1, BA2 defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0, BA1, BA2 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0 or BA1 or BA2. If AP is low, BA0 and BA1 and BA2 are used to define which bank to precharge.
DQ0~63, CB0~CB7	In/Out	Data and Check Bit Input/Output pins
DM0~DM8	Input	Masks write data when high, issued concurrently with input data. Both DM and DQ have a write latency of one clock once the write command is registered into the SDRAM.
V <sub>DD</sub> , V <sub>SS</sub>	Supply	Power and ground for the DDR SDRAM input buffers and core logic
DQS0~DQS17	In/Out	Positive line of the differential data strobe for input and output data.
$\overline{\text{DQS0}}\sim\overline{\text{DQS17}}$	In/Out	Negative line of the differential data strobe for input and output data.
SA0~SA2	Input	These signals are tied at the system planar to either V <sub>SS</sub> or V <sub>DDSPD</sub> to configure the serial SPD EEPROM address range.
SDA	In/Out	This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V <sub>DDSPD</sub> to act as a pullup.
SCL	Input	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time to V <sub>DDSPD</sub> to act as a pullup.
V <sub>DDSPD</sub>	Supply	Serial EEPROM positive power supply (wired to a separate power pin at the connector which supports from 1.7 Volt to 3.6 Volt operation).
$\overline{\text{RESET}}$	Input	The RESET pin is connected to the $\overline{\text{RST}}$ pin on the register and to the OE pin on the PLL. When low, all register outputs will be driven low and the PLL clocks to the DRAMs and register(s) will be set to low level (The PLL will remain synchronized with the input clock )
Par_In	Input	Parity bit for the Address and Control bus. ("1 " : Odd, "0 " : Even)
$\overline{\text{Err\_Out}}$	Output	Parity error found in the Address and Control bus
TEST	In/Out	Used by memory bus analysis tools (unused on memory DIMMs)

7.0 Functional Block Diagram


7.1 1GB, 128Mx72 Module - M392T2863QZA

(populated as 1 rank of x8 DDR2 SDRAMs)





- Note :**
1. DQ-to-I/O wiring may be changed within a byte.
  2. DQ/DQS/DM/CKE/S relationships must be maintained as shown.
  3. Unless otherwise noted, resistor values are 22 Ohms  $\pm$  5%

Signals for Address and Command Parity Function





The resistors on Par\_In, A14, A15, and the signal line of Err\_Out refer to the section: "Register Options for Unused Address inputs"



\*  $\overline{S0}$  connects to  $\overline{DCS}$  and  $V_{DD}$  connects to  $\overline{CSR}$  on the register.  $\overline{S1}$ , CKE1 and ODT are NC.


7.2 2GB, 256Mx72 Module - M392T5663QZA

(populated as 2 rank of x8 DDR2 SDRAMs)




\* S0 connects to DCS and S1 connects to CSR on a Register, S1 connects to DCS and S0 connects to CSR on another Register.

\*\* RESET, PCK7 and PCK7 connects to both Registers. Other signals connect to one of two Registers.




- Note :**
1. DQ-to-I/O wiring may be changed per nibble.
  2. Unless otherwise noted, resistor values are 22 Ohms  $\pm$  5%
  3. RS0 and RS1 alternate between the back and front sides of the DIMM

Signals for Address and Command Parity Function







The resistors on Par\_In, A14, A15, and the signal line of Err\_Out refer to the section: "Register Options for Unused Address inputs"






7.3 2GB, 256Mx72 Module - M392T5660QZA


(populated as 1 rank of x4 DDR2 SDRAMs)



Signals for Address and Command Parity Function



The resistors on Par\_In, A14, A15, and the signal line of Err\_Out refer to the section: "Register Options for Unused Address inputs"



Note :



- 1. DQ-to-I/O wiring may be changed per nibble.
- 2. Unless otherwise noted, resistor values are 22 Ohms ± 5%

\* S0 connects to DCS of Register1 and CSR of Register2. CSR of register 1 and DCS of register 2 connects to VDD.

\*\* RESET, PCK7 and PCK7 connects to both Registers. Other signals connect to one of two Registers. S1, CKE1 and ODT1 are NC.

7.4 4GB, DDP 512Mx72 Module - M392T5160QJA



(populated as 2 rank of x4 DDR2 SDRAMs)






\*  $\overline{S0}$  connects to  $\overline{DCS}$  and  $\overline{S1}$  connects to  $\overline{CSR}$  on a pair of Registers,  $\overline{S1}$  connects to  $\overline{DCS}$  and  $\overline{S0}$  connects to  $\overline{CSR}$  on another pair of Registers.

\*\*  $\overline{RESET}$ ,  $\overline{PCK7}$  and  $\overline{PCK7}$  connects to all Registers. Other signals connect to one pair of four Registers.

Signals for Address and Command Parity Function



7.5 8GB, QDP 1Gx72 Module - M392T1G60QQA (populated as 4 rank of x4 DDR2 SDRAMs)



\* S0 connects to DCS0, S1 to DCS1 on the first register, S2 connects DCS0, S3 connects DCS1, on the second register  
S2 and S3 have required pull up resistors (100K ohms), not indicated here.  
\*\*A14-15 have optional pull down resistors (100K ohms), not indicated here.

**8.0 Absolute Maximum DC Ratings**

Symbol	Parameter	Rating	Units	Notes
V <sub>DD</sub>	Voltage on V <sub>DD</sub> pin relative to V <sub>SS</sub>	- 1.0 V ~ 2.3 V	V	1
V <sub>DDQ</sub>	Voltage on V <sub>DDQ</sub> pin relative to V <sub>SS</sub>	- 0.5 V ~ 2.3 V	V	1
V <sub>DDL</sub>	Voltage on V <sub>DDL</sub> pin relative to V <sub>SS</sub>	- 0.5 V ~ 2.3 V	V	1
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>	- 0.5 V ~ 2.3 V	V	1
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1, 2

Note :

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

**9.0 AC & DC Operating Conditions**

**9.1 Recommended DC Operating Conditions (SSTL - 1.8)**

Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
V <sub>DD</sub>	Supply Voltage	1.7	1.8	1.9	V	
V <sub>DDL</sub>	Supply Voltage for DLL	1.7	1.8	1.9	V	4
V <sub>DDQ</sub>	Supply Voltage for Output	1.7	1.8	1.9	V	4
V <sub>REF</sub>	Input Reference Voltage	0.49*V <sub>DDQ</sub>	0.50*V <sub>DDQ</sub>	0.51*V <sub>DDQ</sub>	mV	1,2
V <sub>TT</sub>	Termination Voltage	V <sub>REF</sub> -0.04	V <sub>REF</sub>	V <sub>REF</sub> +0.04	V	3

Note : There is no specific device V<sub>DD</sub> supply voltage requirement for SSTL-1.8 compliance. However under all conditions V<sub>DDQ</sub> must be less than or equal to V<sub>DD</sub>.

1. The value of V<sub>REF</sub> may be selected by the user to provide optimum noise margin in the system. Typically the value of V<sub>REF</sub> is expected to be about 0.5 x V<sub>DDQ</sub> of the transmitting device and V<sub>REF</sub> is expected to track variations in V<sub>DDQ</sub>.
2. Peak to peak AC noise on V<sub>REF</sub> may not exceed +/-2% V<sub>REF</sub>(DC).
3. V<sub>TT</sub> of transmitting device must track V<sub>REF</sub> of receiving device.
4. AC parameters are measured with V<sub>DD</sub>, V<sub>DDQ</sub> and V<sub>DDL</sub> tied together.

9.2 Operating Temperature Condition

Symbol	Parameter	Rating	Units	Notes
T <sub>OPER</sub>	Operating Temperature	0 to 95	°C	1, 2

Note :

1. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51.2 standard.
2. At 85 - 95 °C operation temperature range, doubling refresh commands in frequency to a 32ms period ( tREFI=3.9 us ) is required, and to enter to self refresh mode at this temperature range, an EMRS command is required to change internal refresh rate.

9.3 Input DC Logic Level

Symbol	Parameter	Min.	Max.	Units	Notes
V <sub>IH</sub> (DC)	DC input logic high	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V	
V <sub>IL</sub> (DC)	DC input logic low	- 0.3	V <sub>REF</sub> - 0.125	V	

9.4 Input AC Logic Level


Symbol	Parameter	DDR2-533		DDR2-667, DDR2-800		Units
		Min.	Max.	Min.	Max.	
V <sub>IH</sub> (AC)	AC input logic high	V <sub>REF</sub> + 0.250	-	V <sub>REF</sub> + 0.200	-	V
V <sub>IL</sub> (AC)	AC input logic low	-	V <sub>REF</sub> - 0.250	-	V <sub>REF</sub> - 0.200	V

9.5 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
V <sub>REF</sub>	Input reference voltage	0.5 * V <sub>DDQ</sub>	V	1
V <sub>SWING(MAX)</sub>	Input signal maximum peak to peak swing	1.0	V	1
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Note:

1. Input waveform timing is referenced to the input signal crossing through the V<sub>IH/IL</sub>(AC) level applied to the device under test.
2. The input signal minimum slew rate is to be maintained over the range from V<sub>REF</sub> to V<sub>IH</sub>(AC) min for rising edges and the range from V<sub>REF</sub> to V<sub>IL</sub>(AC) max for falling edges as shown in the below figure.
3. AC timings are referenced with input waveforms switching from V<sub>IL</sub>(AC) to V<sub>IH</sub>(AC) on the positive transitions and V<sub>IH</sub>(AC) to V<sub>IL</sub>(AC) on the negative transitions.



< AC Input Test Signal Waveform >

**10.0 IDD Specification Parameters Definition**

(IDD values are for full operating range of Voltage and Temperature)

Symbol	Proposed Conditions	Units	Note
IDD0	<b>Operating one bank active-precharge current;</b> tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD1	<b>Operating one bank active-read-precharge current;</b> IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD), tRCD = tRCD(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	mA	
IDD2P	<b>Precharge power-down current;</b> All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	mA	
IDD2Q	<b>Precharge quiet standby current;</b> All banks idle; tCK = tCK(IDD); CKE is HIGH, $\overline{CS}$ is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	mA	
IDD2N	<b>Precharge standby current;</b> All banks idle; tCK = tCK(IDD); CKE is HIGH, $\overline{CS}$ is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD3P	<b>Active power-down current;</b> All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0mA	mA
		Slow PDN Exit MRS(12) = 1mA	mA
IDD3N	<b>Active standby current;</b> All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD4W	<b>Operating burst write current;</b> All banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD4R	<b>Operating burst read current;</b> All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	mA	
IDD5B	<b>Burst auto refresh current;</b> tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD6	<b>Self refresh current;</b> CK and $\overline{CK}$ at 0V; CKE ≤ 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	Normal	mA
		Low Power	mA
IDD7	<b>Operating bank interleave read current;</b> All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD) - 1 * tCK(IDD); tCK = tCK(IDD), tRC = tRC(IDD), tRRD = tRRD(IDD), tFAW = tFAW(IDD), tRCD = 1 * tCK(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as IDD4R; Refer to the following page for detailed timing conditions	mA	

**11.0 Operating Current Table**

**11.1 M392T2863QZA : 1GB(128Mx8 \*9) Module**

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	F7(800@CL=6)	E6(667@CL=5)	Units	Notes
IDD0	675	630	mA	
IDD1	765	720	mA	
IDD2P	135	135	mA	
IDD2Q	270	270	mA	
IDD2N	315	315	mA	
IDD3P-F	315	315	mA	
IDD3P-S	162	162	mA	
IDD3N	495	450	mA	
IDD4W	1,035	945	mA	
IDD4R	1,215	1,080	mA	
IDD5B	1,305	1,260	mA	
IDD6*	135	135	mA	
IDD7	2,250	2,070	mA	

\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

**11.2 M392T2863QZA : 1GB(128Mx8 \*9) Module**

**- considering Register and PLL current value**

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	F7(800@CL=6)	E6(667@CL=5)	Units	Notes
IDD0	1,265	1,130	mA	
IDD1	1,405	1,270	mA	
IDD2P	615	575	mA	
IDD2Q	800	730	mA	
IDD2N	795	735	mA	
IDD3P-F	865	785	mA	
IDD3P-S	712	632	mA	
IDD3N	1,035	920	mA	
IDD4W	1,555	1,395	mA	
IDD4R	1,805	1,590	mA	
IDD5B	1,975	1,810	mA	
IDD6*	135	135	mA	
IDD7	2,940	2,650	mA	

\* IDD6 = DRAM current + standby current of PLL and Register

\*\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

## 11.3 M392T5663QZA : 2GB(128Mx8 \*18) Module

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	F7(800@CL=6)	E6(667@CL=5)	Units	Notes
IDD0	990	945	mA	
IDD1	1,080	1,035	mA	
IDD2P	270	270	mA	
IDD2Q	540	540	mA	
IDD2N	630	630	mA	
IDD3P-F	630	630	mA	
IDD3P-S	324	324	mA	
IDD3N	810	765	mA	
IDD4W	1,350	1,260	mA	
IDD4R	1,530	1,395	mA	
IDD5B	1,620	1,575	mA	
IDD6*	270	270	mA	
IDD7	2,565	2,385	mA	

\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

## 11.4 M392T5663QZA : 2GB(128Mx8 \*18) Module

- considering Register and PLL current value

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	F7(800@CL=6)	E6(667@CL=5)	Units	Notes
IDD0	1,680	1,535	mA	
IDD1	1,850	1,695	mA	
IDD2P	910	850	mA	
IDD2Q	1,250	1,160	mA	
IDD2N	1,200	1,130	mA	
IDD3P-F	1,360	1,260	mA	
IDD3P-S	1,054	954	mA	
IDD3N	1,370	1,255	mA	
IDD4W	2,000	1,820	mA	
IDD4R	2,320	2,075	mA	
IDD5B	2,450	2,255	mA	
IDD6*	270	270	mA	
IDD7	3,595	3,255	mA	

\* IDD6 = DRAM current + standby current of PLL and Register

\*\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.



**11.5 M392T5660QZA : 2GB(256Mx4 \*18) Module**

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	F7(800@CL=6)	E6(667@CL=5)	Units	Notes
IDD0	1,350	1,260	mA	
IDD1	1,530	1,440	mA	
IDD2P	270	270	mA	
IDD2Q	540	540	mA	
IDD2N	630	630	mA	
IDD3P-F	630	630	mA	
IDD3P-S	324	324	mA	
IDD3N	990	900	mA	
IDD4W	1,980	1,800	mA	
IDD4R	2,340	2,070	mA	
IDD5B	2,520	2,430	mA	
IDD6*	270	270	mA	
IDD7	4,410	4,050	mA	

\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

**11.6 M392T5660QZA : 2GB(256Mx4 \*18) Module**

**- considering Register and PLL current value**

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	F7(800@CL=6)	E6(667@CL=5)	Units	Notes
IDD0	2,040	1,850	mA	
IDD1	2,300	2,100	mA	
IDD2P	910	850	mA	
IDD2Q	1,250	1,160	mA	
IDD2N	1,200	1,130	mA	
IDD3P-F	1,360	1,260	mA	
IDD3P-S	1,054	954	mA	
IDD3N	1,550	1,390	mA	
IDD4W	2,630	2,360	mA	
IDD4R	3,130	2,750	mA	
IDD5B	3,350	3,110	mA	
IDD6*	270	270	mA	
IDD7	5,440	4,920	mA	

\* IDD6 = DRAM current + standby current of PLL and Register

\*\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

## 11.7 M392T5160QJA : 4GB(DDP 512Mx4 \*18) Module

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	F7(800@CL=6)	E6(667@CL=5)	Units	Notes
IDD0	1,980	1,890	mA	
IDD1	2,160	2,070	mA	
IDD2P	540	540	mA	
IDD2Q	1,080	1,080	mA	
IDD2N	1,260	1,260	mA	
IDD3P-F	1,260	1,260	mA	
IDD3P-S	648	648	mA	
IDD3N	1,620	1,530	mA	
IDD4W	2,610	2,430	mA	
IDD4R	2,970	2,700	mA	
IDD5B	3,150	3,060	mA	
IDD6*	540	540	mA	
IDD7	5,040	4,680	mA	

\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

## 11.8 M392T5160QJA : 4GB(DDP 512Mx4 \*18) Module

- considering Register and PLL current value

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	F7(800@CL=6)	E6(667@CL=5)	Units	Notes
IDD0	3,000	2,760	mA	
IDD1	3,320	3,070	mA	
IDD2P	1,490	1,400	mA	
IDD2Q	2,140	2,000	mA	
IDD2N	2,060	1,960	mA	
IDD3P-F	2,350	2,200	mA	
IDD3P-S	1,738	1,588	mA	
IDD3N	2,410	2,220	mA	
IDD4W	3,600	3,280	mA	
IDD4R	4,060	3,640	mA	
IDD5B	4,370	4,060	mA	
IDD6*	540	540	mA	
IDD7	6,750	6,130	mA	

\* IDD6 = DRAM current + standby current of PLL and Register

\*\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

## 11.9 M392T1G60QQA : 8GB(QDP 1Gx4 \*18) Module

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	D5(533@CL=4)	Units	Notes
IDD0	3,060	mA	
IDD1	3,240	mA	
IDD2P	1,080	mA	
IDD2Q	2,160	mA	
IDD2N	2,520	mA	
IDD3P-F	2,520	mA	
IDD3P-S	1,296	mA	
IDD3N	2,700	mA	
IDD4W	3,510	mA	
IDD4R	3,510	mA	
IDD5B	4,230	mA	
IDD6*	1,080	mA	
IDD7	5,940	mA	

\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

## 11.10 M392T1G60QQA : 8GB(QDP 1Gx4 \*18) Module

- considering Register and PLL current value

(TA=0°C, V<sub>DD</sub>= 1.9V)

Symbol	D5(533@CL=4)	Units	Notes
IDD0	3,780	mA	
IDD1	4,080	mA	
IDD2P	1,850	mA	
IDD2Q	2,940	mA	
IDD2N	3,120	mA	
IDD3P-F	3,310	mA	
IDD3P-S	2,086	mA	
IDD3N	3,290	mA	
IDD4W	4,220	mA	
IDD4R	4,300	mA	
IDD5B	5,010	mA	
IDD6*	1,080	mA	
IDD7	7,130	mA	

\* IDD6 = DRAM current + standby current of PLL and Register

\*\* Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

12.0 Input/Output Capacitance

( $V_{DD}=1.8V$ ,  $V_{DDQ}=1.8V$ ,  $T_A=25^{\circ}C$ )

Parameter	Sym.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
Part-Number		M392T2863QZA		M392T5663QZA		M392T5660QZA		M392T5160QJA		M392T1G60QQA		
Input capacitance, CK and $\overline{CK}$	CCK	-	11	-	11	-	11	-	11	-	11	pF
Input capacitance, CKE and $\overline{CS}$	CI1	-	12	-	12	-	12	-	12	-	12	
Input capacitance, Address, RAS, CAS, WE	CI2	-	12	-	12	-	12	-	12	-	12	
Input/output capacitance, DQ, DM, DQS, $\overline{DQS}$	CIO	-	10	-	10	-	10	-	10	-	10	

\* DM is internally loaded to match DQ and DQS identically.

13.0 Electrical Characteristics & AC Timing for DDR2-800/667/533

( $0^{\circ}C \leq T_{OPER} \leq 95^{\circ}C$ ;  $V_{DDQ} = 1.8V \pm 0.1V$ ;  $V_{DD} = 1.8V \pm 0.1V$ )

13.1 Refresh Parameters by Device Density

Parameter	Symbol	256Mb	512Mb	1Gb	2Gb	4Gb	Units
Refresh to active/Refresh command time	tRFC	75	105	127.5	195	327.5	ns
Average periodic refresh interval	tREFI	$0^{\circ}C \leq T_{CASE} \leq 85^{\circ}C$	7.8	7.8	7.8	7.8	$\mu s$
		$85^{\circ}C < T_{CASE} \leq 95^{\circ}C$	3.9	3.9	3.9	3.9	$\mu s$

13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin

Speed	DDR2-800(F7)		DDR2-667(E6)		DDR2-533(D5)		Units
Bin(CL - tRCD - tRP)	6 - 6 - 6		5 - 5 - 5		4 - 4 - 4		
Parameter	min	max	min	max	min	max	
tCK, CL=3	-	-	5	8	5	8	ns
tCK, CL=4	3.75	8	3.75	8	3.75	8	ns
tCK, CL=5	3	8	3	8	3.75	8	ns
tCK, CL=6	2.5	8	-	-	-	-	ns
tRCD	15	-	15	-	15	-	ns
tRP	15	-	15	-	15	-	ns
tRC	60	-	60	-	60	-	ns
tRAS	45	70000	45	70000	45	70000	ns

**13.3 Timing parameters by speed grade (DDR2-800 and DDR2-667)**

(Refer to notes for informations related to this table at the component datasheet)

Parameter	Symbol	DDR2-800		DDR2-667		Units	Notes
		min	max	min	max		
DQ output access time from CK/ $\overline{\text{CK}}$	tAC	-400	400	-450	450	ps	40
DQS output access time from CK/ $\overline{\text{CK}}$	tDQSK	-350	350	-400	400	ps	40
Average clock HIGH pulse width	tCH(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36
Average clock LOW pulse width	tCL(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36
CK half pulse period	tHP	Min(tCL(abs), tCH(abs))	x	Min(tCL(abs), tCH(abs))	x	ps	37
Average clock period	tCK(avg)	2500	8000	3000	8000	ps	35,36
DQ and DM input hold time	tDH(base)	125	x	175	x	ps	6,7,8,21,28,31
DQ and DM input setup time	tDS(base)	50	x	100	x	ps	6,7,8,20,28,31
Control & Address input pulse width for each input	tIPW	0.6	x	0.6	x	tCK(avg)	
DQ and DM input pulse width for each input	tDIPW	0.35	x	0.35	x	tCK(avg)	
Data-out high-impedance time from CK/ $\overline{\text{CK}}$	tHZ	x	tAC(max)	x	tAC(max)	ps	18,40
DQS/ $\overline{\text{DQS}}$ low-impedance time from CK/ $\overline{\text{CK}}$	tLZ(DQS)	tAC(min)	tAC(max)	tAC(min)	tAC(max)	ps	18,40
DQ low-impedance time from CK/ $\overline{\text{CK}}$	tLZ(DQ)	2* tAC(min)	tAC(max)	2* tAC(min)	tAC(max)	ps	18,40
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	200	x	240	ps	13
DQ hold skew factor	tQHS	x	300	x	340	ps	38
DQ/DQS output hold time from DQS	tQH	tHP - tQHS	x	tHP - tQHS	x	ps	39
DQS latching rising transitions to associated clock edges	tDQSS	- 0.25	0.25	-0.25	0.25	tCK(avg)	30
DQS input HIGH pulse width	tDQSH	0.35	x	0.35	x	tCK(avg)	
DQS input LOW pulse width	tDQSL	0.35	x	0.35	x	tCK(avg)	
DQS falling edge to CK setup time	tDSS	0.2	x	0.2	x	tCK(avg)	30
DQS falling edge hold time from CK	tDSH	0.2	x	0.2	x	tCK(avg)	30
Mode register set command cycle time	tMRD	2	x	2	x	nCK	
MRS command to ODT update delay	tMOD	0	12	0	12	ns	32
Write postamble	tWPST	0.4	0.6	0.4	0.6	tCK(avg)	10
Write preamble	tWPRE	0.35	x	0.35	x	tCK(avg)	
Address and control input hold time	tIH(base)	250	x	275	x	ps	5,7,9,23,29
Address and control input setup time	tIS(base)	175	x	200	x	ps	5,7,9,22,29
Read preamble	tRPRE	0.9	1.1	0.9	1.1	tCK(avg)	19,41
Read postamble	tRPST	0.4	0.6	0.4	0.6	tCK(avg)	19,42
Activate to activate command period for 1KB page size products	tRRD	7.5	x	7.5	x	ns	4,32
Activate to activate command period for 2KB page size products	tRRD	10	x	10	x	ns	4,32

Parameter	Symbol	DDR2-800		DDR2-667		Units	Notes
		min	max	min	max		
Four Activate Window for 1KB page size products	tFAW	35	x	37.5	x	ns	32
Four Activate Window for 2KB page size products	tFAW	45	x	50	x	ns	32
CAS to CAS command delay	tCCD	2	x	2	x	nCK	
Write recovery time	tWR	15	x	15	x	ns	32
Auto precharge write recovery + precharge time	tDAL	WR + t <sub>nRP</sub>	x	WR + t <sub>nRP</sub>	x	nCK	33
Internal write to read command delay	tWTR	7.5	x	7.5	x	ns	24,32
Internal read to precharge command delay	tRTP	7.5	x	7.5	x	ns	3,32
Exit self refresh to a non-read command	tXSNR	tRFC + 10	x	tRFC + 10	x	ns	32
Exit self refresh to a read command	tXSRD	200	x	200	x	nCK	
Exit precharge power down to any command	tXP	2	x	2	x	nCK	
Exit active power down to read command	tXARD	2	x	2	x	nCK	1
Exit active power down to read command (slow exit, lower power)	tXARDS	8 - AL	x	7 - AL	x	nCK	1,2
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	3	x	3	x	nCK	27
ODT turn-on delay	tAOND	2	2	2	2	nCK	16
ODT turn-on	tAON	tAC(min)	tAC(max)+0.7	tAC(min)	tAC(max)+0.7	ns	6,16,40
ODT turn-on (Power-Down mode)	tAONPD	tAC(min)+2	2*tCK(avg)+tAC(max)+1	tAC(min)+2	2*tCK(avg)+tAC(max)+1	ns	
ODT turn-off delay	tAOFD	2.5	2.5	2.5	2.5	nCK	17,45
ODT turn-off	tAOF	tAC(min)	tAC(max)+0.6	tAC(min)	tAC(max)+0.6	ns	17,43,45
ODT turn-off (Power-Down mode)	tAOFPD	tAC(min)+2	2.5*tCK(avg)+tAC(max)+1	tAC(min)+2	2.5*tCK(avg)+tAC(max)+1	ns	
ODT to power down entry latency	tANPD	3	x	3	x	nCK	
ODT power down exit latency	tAXPD	8	x	8	x	nCK	
OCD drive mode output delay	tOIT	0	12	0	12	ns	32
Minimum time clocks remains ON after CKE asynchronously drops LOW	tDelay	tIS+tCK(avg)+tIH	x	tIS+tCK(avg)+tIH	x	ns	15

**13.4 Timing parameters by speed grade (DDR2-533)**

(Refer to notes for informations related to this table at the component datasheet)

Parameter	Symbol	DDR2-533		Units	Notes
		min	max		
DQ output access time from $\overline{CK}/\overline{CK}$	tAC	-500	500	ps	
DQS output access time from $\overline{CK}/\overline{CK}$	tDQSCK	-450	450	ps	
CK HIGH pulse width	tCH	0.45	0.55	tCK	
CK LOW pulse width	tCL	0.45	0.55	tCK	
CK half pulse period	tHP	Min(tCL, tCH)	x	ps	11,12
Clock cycle time, CL=x	tCK	3750	8000	ps	15
DQ and DM input hold time (differential strobe)	tDH(base)	225	x	ps	6,7,8,21,28
DQ and DM input setup time (differential strobe)	tDS(base)	100	x	ps	6,7,8,20,28
DQ and DM input hold time (single-ended strobe)	tDH1(base)	-25	x	ps	6,7,8,26
DQ and DM input setup time (single-ended strobe)	tDS1(base)	-25	x	ps	6,7,8,25
Control & Address input pulse width for each input	tIPW	0.6	x	tCK	
DQ and DM input pulse width for each input	tDIPW	0.35	x	tCK	
Data-out high-impedance time from $\overline{CK}/\overline{CK}$	tHZ	x	tAC(max)	ps	18
DQS( $\overline{DQS}$ ) low-impedance time from $\overline{CK}/\overline{CK}$	tLZ(DQS)	tAC(min)	tAC(max)	ps	18
DQ low-impedance time from $\overline{CK}/\overline{CK}$	tLZ(DQ)	2* tAC(min)	tAC(max)	ps	18
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	300	ps	13
DQ hold skew factor	tQHS	x	400	ps	12
DQ/DQS output hold time from DQS	tQH	tHP - tQHS	x	ps	
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	tCK	
DQS input HIGH pulse width	tDQSH	0.35	x	tCK	
DQS input LOW pulse width	tDQSL	0.35	x	tCK	
DQS falling edge to CK setup time	tDSS	0.2	x	tCK	
DQS falling edge hold time from CK	tDSH	0.2	x	tCK	
Mode register set command cycle time	tMRD	2	x	tCK	
MRS command to ODT update delay	tMOD	0	12	ns	
Write postamble	tWPST	0.4	0.6	tCK	10
Write preamble	tWPRE	0.35	x	tCK	
Address and control input hold time	tIH(base)	375	x	ps	5,7,9,23
Address and control input setup time	tIS(base)	250	x	ps	5,7,9,22
Read preamble	tRPRE	0.9	1.1	tCK	19
Read postamble	tRPST	0.4	0.6	tCK	19
Active to active command period for 1KB page size products	tRRD	7.5	x	ns	4
Active to active command period for 2KB page size products	tRRD	10	x	ns	4

Parameter	Symbol	DDR2-533		Units	Notes
		min	max		
Four Activate Window for 1KB page size products	tFAW	37.5	x	ns	
Four Activate Window for 2KB page size products	tFAW	50	x	ns	
CAS to CAS command delay	tCCD	2	x	tCK	
Write recovery time	tWR	15	x	ns	
Auto precharge write recovery + precharge time	tDAL	WR+tRP	x	tCK	14
Internal write to read command delay	tWTR	7.5	x	ns	24
Internal read to precharge command delay	tRTP	7.5	x	ns	3
Exit self refresh to a non-read command	tXSNR	tRFC + 10	x	ns	
Exit self refresh to a read command	tXSRD	200	x	tCK	
Exit precharge power down to any non-read command	tXP	2	x	tCK	
Exit active power down to read command	tXARD	2	x	tCK	1
Exit active power down to read command (slow exit, lower power)	tXARDS	6 - AL	x	tCK	1,2
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	3	x	tCK	27
ODT turn-on delay	tAOND	2	2	tCK	16
ODT turn-on	tAON	tAC(min)	tAC(max)+1	ns	16
ODT turn-on (Power-Down mode)	tAONPD	tAC(min)+2	2tCK+ tAC(max)+1	ns	
ODT turn-off delay	tAOFD	2.5	2.5	tCK	17,44
ODT turn-off	tAOF	tAC(min)	tAC(max) + 0.6	ns	17,44
ODT turn-off (Power-Down mode)	tAOFPD	tAC(min)+2	2.5tCK+ tAC(max)+1	ns	
ODT to power down entry latency	tANPD	3	x	tCK	
ODT power down exit latency	tAXPD	8	x	tCK	
OCD drive mode output delay	tOIT	0	12	ns	32
Minimum time clocks remains ON after CKE asynchronously drops LOW	tDelay	tIS+tCK+tIH	x	ns	15





# VLP RDIMM

## 14.0 Physical Dimensions :


### 14.1 128Mbx8 based 128Mx72 Module (1 Rank)

- M392T2863QZA

Units : Millimeters



Detail A





Detail B

The used device is 128M x8 DDR2 SDRAM, FBGA.  
DDR2 SDRAM Part NO : K4T1G084QQ

14.2 128Mbx8/256Mbx4 based 256Mx72 Module (2/1 Ranks)

- M392T5663QZA/M392T5660QZA

Units : Millimeters





The used device is 128M x8 / 256M x4 DDR2 SDRAM, FBGA.  
DDR2 SDRAM Part NO : K4T1G084QQ / K4T1G044QQ

14.3 DDP 512Mbx4 based 512Mx72 Module (2 Ranks)

- M392T5160QJA



Units : Millimeters



The used device is DDP 512M x4 DDR2 SDRAM, FBGA.  
DDR2 SDRAM Part NO : K4T2G044QQ


14.4 QDP 1G x4 based 1Gx72 Module (4 Ranks)  
- M392T1G60QQA

Units : Millimeters



The used device is QDP 1G x4 DDR2 SDRAM, FBGA.  
DDR2 SDRAM Part NO : K4T4G044QQ

15.0 240 Pin DDR2 Registered DIMM Clock Topology



Note:

- 1. The clock delay from the input of the PLL clock to the input of any DDR2 SDRAM or register will be set to 0ns (nominal).
- 2. Input, output, and feedback clock lines are terminated from line to line as shown, and not from line to ground.
- 3. Only one PLL output is shown per output type. Any additional PLL outputs will be wired in a similar manner.
- 4. Termination resistors for the PLL feedback path clocks are located as close to the input pin of the PLL as possible.