

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

DDR2 Registered SDRAM MODULE

240pin Registered Module based on 512Mb C-die

72-bit ECC

Revision 1.1

March 2005

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

DDR2 Registered DIMM Ordering Information

Part Number	Density	Organization	Component Composition	Number of Rank	Height
M393T6553CZ0-CD5/CC	512MB	64Mx72	64Mx8(K4T51083QC)*9EA	1	30mm
M393T2953CZ0-CD5/CC	1GB	128Mx72	64Mx8(K4T51083QC)*18EA	2	30mm
M393T2950CZ0-CD5/CC	1GB	128Mx72	128Mx4(K4T51043QC)*18EA	1	30mm
M393T5750CZ0-CD5/CC	2GB	256Mx72	128Mx4(K4T51043QC)*36EA	2	30mm

Note: "Z" of Part number stand for Lead-free products.

Features

- Performance range

	D5(DDR2-533)	CC(DDR2-400)	Unit
Speed@CL3	400	400	Mbps
Speed@CL4	533	400	Mbps
Speed@CL5	-	-	Mbps
CL-tRCD-tRP	4-4-4	3-3-3	CK

- JEDEC standard 1.8V ± 0.1V Power Supply
- VDDQ = 1.8V ± 0.1V
- 200 MHz f_{CK} for 400Mb/sec/pin, 267MHz f_{CK} for 533Mb/sec/pin
- 4 independent internal banks
- Posted CAS
- Programmable CAS Latency: 3, 4, 5
- Programmable Additive Latency: 0, 1 , 2 , 3 and 4
- Write Latency(WL) = Read Latency(RL) -1
- Burst Length: 4 , 8(Interleave/nibble sequential)
- Programmable Sequential / Interleave Burst Mode
- Bi-directional Differential Data-Strobe (Single-ended data-strobe is an optional feature)
- Off-Chip Driver(OCD) Impedance Adjustment
- On Die Termination with selectable values(50/75/150 ohms or disable)
- PASR(Partial Array Self Refresh)
- Average Refesh Period 7.8us at lower a T_{CASE} 85°C, 3.9us at 85°C < T_{CASE} ≤ 95 °C
 - support High Temperature Self-Refresh rate enable feature
- Package: 60ball FBGA - 128Mx4/64Mx8 , 84ball FBGA 32Mx16
 - RoHS Compliant

Note: For detailed DDR2 SDRAM operation, please refer to Samsung's Device operation & Timing diagram.

Address Configuration

Organization	Row Address	Column Address	Bank Address	Auto Precharge
128Mx4(512Mb) based Module	A0-A13	A0-A9,A11	BA0-BA1	A10
64Mx8(512Mb) based Module	A0-A13	A0-A9	BA0-BA1	A10



ELECTRONICS

Rev. 1.1 Mar. 2005

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back			
1	V _{REF}	121	V _{SS}	31	DQ19	151	V _{SS}	61	A4	181	V _{DDQ}	91	V _{SS}	211	DM5/DQS14			
2	V _{SS}	122	DQ4	32	V _{SS}	152	DQ28	62	V _{DDQ}	182	A3	92	DQS5	212	NC/DQS14			
3	DQ0	123	DQ5	33	DQ24	153	DQ29	63	A2	183	A1	93	DQS5	213	V _{SS}			
4	DQ1	124	V _{SS}	34	DQ25	154	V _{SS}	64	V _{DD}	184	V _{DD}	94	V _{SS}	214	DQ46			
5	V _{SS}	125	DM0/DQS9	35	V _{SS}	155	DM3/DQS12	KEY										
6	DQS0	126	NC/DQS9	36	DQS3	156	NC/DQS12	65	V _{SS}	185	CK0	95	DQ42	215	DQ47			
7	DQS0	127	V _{SS}	37	DQS3	157	V _{SS}	66	V _{SS}	186	CK0	96	DQ43	216	V _{SS}			
8	V _{SS}	128	DQ6	38	V _{SS}	158	DQ30	67	V _{DD}	187	V _{DD}	97	V _{SS}	217	DQ52			
9	DQ2	129	DQ7	39	DQ26	159	DQ31	68	NC/Par_In	188	A0	98	DQ48	218	DQ53			
10	DQ3	130	V _{SS}	40	DQ27	160	V _{SS}	69	V _{DD}	189	V _{DD}	99	DQ49	219	V _{SS}			
11	V _{SS}	131	DQ12	41	V _{SS}	161	CB4	70	A10/AP	190	BA1	100	V _{SS}	220	RFU			
12	DQ8	132	DQ13	42	CB0	162	CB5	71	BA0	191	V _{DDQ}	101	SA2	221	RFU			
13	DQ9	133	V _{SS}	43	CB1	163	V _{SS}	72	V _{DDQ}	192	RAS	102	NC(TEST)	222	V _{SS}			
14	V _{SS}	134	DM1/DQS10	44	V _{SS}	164	DM8/DQS17	73	WE	193	S0	103	V _{SS}	223	DM6/DQS15			
15	DQS1	135	NC/DQS10	45	DQS8	165	NC/DQS17	74	CAS	194	V _{DDQ}	104	DQS6	224	NC/DQS15			
16	DQS1	136	V _{SS}	46	DQS8	166	V _{SS}	75	V _{DDQ}	195	ODT0	105	DQS6	225	V _{SS}			
17	V _{SS}	137	RFU	47	V _{SS}	167	CB6	76	S1 ⁴	196	A13	106	V _{SS}	226	DQ54			
18	RESET	138	RFU	48	CB2	168	CB7	77	ODT1	197	V _{DD}	107	DQ50	227	DQ55			
19	NC	139	V _{SS}	49	CB3	169	V _{SS}	78	V _{DDQ}	198	V _{SS}	108	DQ51	228	V _{SS}			
20	V _{SS}	140	DQ14	50	V _{SS}	170	V _{DDQ}	79	V _{SS}	199	DQ36	109	V _{SS}	229	DQ60			
21	DQ10	141	DQ15	51	V _{DDQ}	171	CKE1 ⁴	80	DQ32	200	DQ37	110	DQ56	230	DQ61			
22	DQ11	142	V _{SS}	52	CKE0	172	V _{DD}	81	DQ33	201	V _{SS}	111	DQ57	231	V _{SS}			
23	V _{SS}	143	DQ20	53	V _{DD}	173	NC	82	V _{SS}	202	DM4/DQS13	112	V _{SS}	232	DM7/DQS16			
24	DQ16	144	DQ21	54	NC	174	NC	83	DQS4	203	NC/DQS13	113	DQS7	233	NC/DQS16			
25	DQ17	145	V _{SS}	55	NC/Err_Out	175	V _{DDQ}	84	DQS4	204	V _{SS}	114	DQS7	234	V _{SS}			
26	V _{SS}	146	DM2/DQS11	56	V _{DDQ}	176	A12	85	V _{SS}	205	DQ38	115	V _{SS}	235	DQ62			
27	DQS2	147	NC/DQS11	57	A11	177	A9	86	DQ34	206	DQ39	116	DQ58	236	DQ63			
28	DQS2	148	V _{SS}	58	A7	178	V _{DD}	87	DQ35	207	V _{SS}	117	DQ59	237	V _{SS}			
29	V _{SS}	149	DQ22	59	V _{DD}	179	A8	88	V _{SS}	208	DQ44	118	V _{SS}	238	VDDSPD			
30	DQ18	150	DQ23	60	A5	180	A6	89	DQ40	209	DQ45	119	SDA	239	SA0			
								90	DQ41	210	V _{SS}	120	SCL	240	SA1			

NC = No Connect, RFU = Reserved for Future Use

1. RESET (Pin 18) is connected to both OE of PLL and Reset of register.

2. The Test pin (Pin 102) is reserved for bus analysis probes and is not connected on normal memory modules (DIMMs)

3. NC/Err_Out (Pin 55) and NC/Par_In (Pin 68) are for optional function to check address and command parity.

4. CKE1,S1 Pin is used for double side Registered DIMM.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Pin Description

Pin Name	Description	Pin Name	Description
CK0	Clock Inputs, positive line	ODT0~ODT1	On die termination
CK0	Clock inputs, negative line	DQ0~DQ63	Data Input/Output
CKE0, CKE1	Clock Enables	CB0~CB7	Data check bits Input/Output
RAS	Row Address Strobe	DQS0~DQS8	Data strobes
CAS	Column Address Strobe	DQS0~DQS8	Data strobes, negative line
WE	Write Enable	DM(0~8),DQS(9~17)	Data Masks / Data strobes (Read)
S0, S1	Chip Selects	DQS9~DQS17	Data strobes (Read), negative line
A0~A9, A11~A13	Address Inputs	RFU	Reserved for Future Use
A10/AP	Address Input/Autoprecharge	NC	No Connect
BA0, BA1	DDR2 SDRAM Bank Address	TEST	Memory bus test tool (Not Connect and Not Useable on DIMMs)
SCL	Serial Presence Detect (SPD) Clock Input	V _{DD}	Core Power
SDA	SPD Data Input/Output	V _{DDQ}	I/O Power
SA0~SA2	SPD address	V _{SS}	Ground
Par_In	Parity bit for the Address and Control bus	V _{REF}	Input/Output Reference
Err_Out	Parity error found in the Address and Control bus	V _{DDSPD}	SPD Power
RESET	Register and PLL control pin		

*The VDD and VDDQ pins are tied to the single power-plane on PCB.



ELECTRONICS

Rev. 1.1 Mar. 2005

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM


Input/Output Functional Description

Symbol	Type	Function
CK0	Input	Positive line of the differential pair of system clock inputs that drives input to the on-DIMM PLL.
$\overline{\text{CK}0}$	Input	Negative line of the differential pair of system clock inputs that drives the input to the on-DIMM PLL.
CKE0~CKE1	Input	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, or the Self Refresh mode.
$\overline{\text{S}0}$ ~ $\overline{\text{S}1}$	Input	Enables the associated SDRAM command decoder when low and disables decoder when high. When decoder is disabled, new commands are ignored but previous operations continue. These input signals also disable all outputs (except CKE and ODT) of the register(s) on the DIMM when both inputs are high.
ODT0~ODT1	Input	I/O bus impedance control signals.
$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	Input	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ define the operation to be executed by the SDRAM.
V_{REF}	Supply	Reference voltage for SSTL_18 inputs
V_{DDQ}	Supply	Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity
BA0~BA1	Input	Selects which SDRAM bank of four is activated.
A0~A9,A10/AP A11~A13	Input	During a Bank Activate command cycle, Address defines the row address. During a Read or Write command cycle, Address defines the column address. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If AP is high, all banks will be precharged regardless of the state of BA0 or BA1. If AP is low, BA0 and BA1 are used to define which bank to precharge.
DQ0~63, CB0~CB7	In/Out	Data and Check Bit Input/Output pins
DM0~DM8	Input	Masks write data when high, issued concurrently with input data. Both DM and DQ have a write latency of one clock once the write command is registered into the SDRAM.
V_{DD} , V_{SS}	Supply	Power and ground for the DDR SDRAM input buffers and core logic
DQS0~DQS17	In/Out	Positive line of the differential data strobe for input and output data.
$\overline{\text{DQS}0}$ ~ $\overline{\text{DQS}17}$	In/Out	Negative line of the differential data strobe for input and output data.
SA0~SA2	Input	These signals are tied at the system planar to either V_{SS} or V_{DDSPD} to configure the serial SPD EEPROM address range.
SDA	In/Out	This bidirectional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V_{DDSPD} to act as a pullup.
SCL	Input	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus line to V_{DDSPD} to act as a pullup.
V_{DDSPD}	Supply	Serial EEPROM positive power supply (wired to a separate power pin at the connector which supports from 1.7 Volt to 3.6 Volt operation).
$\overline{\text{RESET}}$	Input	The $\overline{\text{RESET}}$ pin is connected to the $\overline{\text{RST}}$ pin on the register and to the OE pin on the PLL. When low, all register outputs will be driven low and the PLL clocks to the DRAMs and register(s) will be set to low level (The PLL will remain synchronized with the input clock)
Par_In	Input	Parity bit for the Address and Control bus. ("1" : Odd, "0" : Even)
Err_Out	Input	Parity error found in the Address and Control bus
TEST	In/Out	Used by memory bus analysis tools (unused on memory DIMMs)

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Functional Block Diagram: 512MB, 64Mx72 Module (populated as 1 rank of x8 DDR2 SDRAMs)
M393T6553CZ0




ELECTRONICS

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Functional Block Diagram: 1GB, 128Mx72 Module (populated as 2 rank of x8 DDR2 SDRAMs)


M393T2953CZ0



512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Functional Block Diagram: 1GB, 128Mx72 Module (populated as 1 rank of x4 DDR2 SDRAMs)
M393T2950CZ0




ELECTRONICS

Rev. 1.1 Mar. 2005

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Functional Block Diagram: 2GB, 256Mx72 Module (populated as 2 rank of x4 DDR2 SDRAMs)
M393T5750CZ0



ELECTRONICS

Rev. 1.1 Mar. 2005

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
VDD	Voltage on VDD pin relative to Vss	- 1.0 V ~ 2.3 V	V	1
VDDQ	Voltage on VDDQ pin relative to Vss	- 0.5 V ~ 2.3 V	V	1
VDDL	Voltage on VDDL pin relative to Vss	- 0.5 V ~ 2.3 V	V	1
V _{IN} , V _{OUT}	Voltage on any pin relative to Vss	- 0.5 V ~ 2.3 V	V	1
T _{STG}	Storage Temperature	-55 to +100	°C	1, 2

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

AC & DC Operating Conditions

Recommended DC Operating Conditions (SSTL - 1.8)

Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
VDD	Supply Voltage	1.7	1.8	1.9	V	
VDDL	Supply Voltage for DLL	1.7	1.8	1.9	V	4
VDDQ	Supply Voltage for Output	1.7	1.8	1.9	V	4
VREF	Input Reference Voltage	0.49*VDDQ	0.50*VDDQ	0.51*VDDQ	mV	1,2
VTT	Termination Voltage	VREF-0.04	VREF	VREF+0.04	V	3

There is no specific device VDD supply voltage requirement for SSTL-1.8 compliance. However under all conditions VDDQ must be less than or equal to VDD.

1. The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of VREF is expected to be about 0.5 x VDDQ of the transmitting device and VREF is expected to track variations in VDDQ.
 2. Peak to peak AC noise on VREF may not exceed +/-2% VREF(DC).
 3. VTT of transmitting device must track VREF of receiving device.
 4. AC parameters are measured with VDD, VDDQ and VDDDL tied together.

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Operating Temperature Condition

Symbol	Parameter	Rating	Units	Notes
TOPER	Operating Temperature	0 to 95	°C	1, 2, 3

1. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51.2 standard.
2. At 85 - 95 °C operation temperature range, doubling refresh commands in frequency to a 32ms period (tREFI=3.9 us) is required, and to enter to self refresh mode at this temperature range, an EMRS command is required to change internal refresh rate.

Input DC Logic Level

Symbol	Parameter	Min.	Max.	Units	Notes
V _{IH(DC)}	DC input logic high	V _{REF} + 0.125	V _{DDQ} + 0.3	V	
V _{IL(DC)}	DC input logic low	- 0.3	V _{REF} - 0.125	V	

Input AC Logic Level


Symbol	Parameter	DDR2-400, DDR2-533		Units
		Min.	Max.	
V _{IH(ac)}	ac input logic high	V _{REF} + 0.250	-	V
V _{IL(ac)}	ac input logic low	-	V _{REF} - 0.250	V

AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
V _{REF}	Input reference voltage	0.5 * V _{DDQ}	V	1
V _{SWING(MAX)}	Input signal maximum peak to peak swing	1.0	V	1
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Notes:

1. Input waveform timing is referenced to the input signal crossing through the V_{IH/L(AC)} level applied to the device under test.
2. The input signal minimum slew rate is to be maintained over the range from V_{REF} to V_{IH(AC)} min for rising edges and the range from V_{REF} to V_{IL(AC)} max for falling edges as shown in the below figure.
3. AC timings are referenced with input waveforms switching from V_{IL(AC)} to V_{IH(AC)} on the positive transitions and V_{IH(AC)} to V_{IL(AC)} on the negative transitions.



512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

IDD Specification Parameters Definition

(IDD values are for full operating range of Voltage and Temperature)

Symbol	Proposed Conditions	Units	Notes
IDD0	Operating one bank active-precharge current; tCK = tCK(IDD), tRC = tRC(IDD), tRAS = tRASmin(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD1	Operating one bank active-read-precharge current; IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRC = tRC (IDD), tRAS = tRASmin(IDD), tRCD = tRCD(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	mA	
IDD2P	Precharge power-down current; All banks idle; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	mA	
IDD2Q	Precharge quiet standby current; All banks idle; tCK = tCK(IDD); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	mA	
IDD2N	Precharge standby current; All banks idle; tCK = tCK(IDD); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD3P	Active power-down current; All banks open; tCK = tCK(IDD); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0mA Slow PDN Exit MRS(12) = 1mA	mA
IDD3N	Active standby current; All banks open; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD4W	Operating burst write current; All banks open, Continuous burst writes; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD4R	Operating burst read current; All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = 0; tCK = tCK(IDD), tRAS = tRASmax(IDD), tRP = tRP(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as IDD4W	mA	
IDD5B	Burst auto refresh current; tCK = tCK(IDD); Refresh command at every tRFC(IDD) interval; CKE is HIGH, CS\ is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	mA	
IDD6	Self refresh current; CK and CK\ at 0V; CKE \leq 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	Normal Low Power	mA
IDD7	Operating bank interleave read current; All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = tRCD(IDD)-1*tCK(IDD); tCK = tCK(IDD), tRC = tRC(IDD), tRRD = tRRD(IDD), tRCD = 1*tCK(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data pattern is same as IDD4R; Refer to the following page for detailed timing conditions	mA	



ELECTRONICS

Rev. 1.1 Mar. 2005

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Operating Current Table(1-1) (TA=0°C, VDD= 1.9V)

M393T6553CZ0 : 512MB(64Mx8 *9) Module

Symbol	D5(533@CL=4)	CC(400@CL=3)	Unit	Notes
IDD0	1,285	1,175	mA	
IDD1	1,405	1,240	mA	
IDD2P	580	540	mA	
IDD2Q	805	710	mA	
IDD2N	775	715	mA	
IDD3P-F	750	720	mA	
IDD3P-S	348	338	mA	
IDD3N	1,000	930	mA	
IDD4W	1,710	1,455	mA	
IDD4R	1,570	1,385	mA	
IDD5B	1,960	1,855	mA	
IDD6*	72	72	mA	
IDD7	2,705	2,570	mA	

* IDD6 = DRAM current + standby current of PLL and Register

** Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

M393T2953CZ0 : 1GB(64Mx8 *18) Module

Symbol	D5(533@CL=4)	CC(400@CL=3)	Unit	Notes
IDD0	1,700	1,620	mA	
IDD1	1,830	1,725	mA	
IDD2P	820	760	mA	
IDD2Q	1,290	1,130	mA	
IDD2N	1,180	1,150	mA	
IDD3P-F	1,190	1,130	mA	
IDD3P-S	546	516	mA	
IDD3N	1,345	1,325	mA	
IDD4W	2,155	1,910	mA	
IDD4R	2,015	1,830	mA	
IDD5B	2,395	2,260	mA	
IDD6*	144	144	mA	
IDD7	3,380	3,095	mA	

* IDD6 = DRAM current + standby current of PLL and Register

** Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Operating Current Table(1-2) (TA=0°C, VDD= 1.9V)

M393T2950CZ0 : 1GB(128Mx4 *18) Module

Symbol	D5(533@CL=4)	CC(400@CL=3)	Unit	Notes
IDD0	2,150	2,070	mA	
IDD1	2,370	2,220	mA	
IDD2P	820	760	mA	
IDD2Q	1,290	1,130	mA	
IDD2N	1,180	1,150	mA	
IDD3P-F	1,190	1,130	mA	
IDD3P-S	546	516	mA	
IDD3N	1,480	1,460	mA	
IDD4W	2,650	2,360	mA	
IDD4R	2,510	2,280	mA	
IDD5B	3,520	3,340	mA	
IDD6*	144	144	mA	
IDD7	5,090	4,760	mA	

* IDD6 = DRAM current + standby current of PLL and Register

** Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

M393T5750CZ0 : 2GB(128Mx4 *36) Module

Symbol	D5(533@CL=4)	CC(400@CL=3)	Unit	Notes
IDD0	3,070	2,920	mA	
IDD1	3,340	3,130	mA	
IDD2P	1,310	1,210	mA	
IDD2Q	2,240	1,950	mA	
IDD2N	2,030	1,990	mA	
IDD3P-F	2,050	1,950	mA	
IDD3P-S	922	872	mA	
IDD3N	2,350	2,320	mA	
IDD4W	3,630	3,240	mA	
IDD4R	3,340	3,070	mA	
IDD5B	4,450	4,210	mA	
IDD6*	288	288	mA	
IDD7	6,420	5,880	mA	

* IDD6 = DRAM current + standby current of PLL and Register

** Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Input/Output Capacitance(V_{DD}=1.8V, V_{DDQ}=1.8V, TA=25°C)

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units
Part-Number		M393T6553CZ0		M393T2959CZ0		M393T2950CZ0		
Input capacitance, CK and \overline{CK}	CCK	-	11	-	11	-	11	pF
Input capacitance, CKE and \overline{CS}	CI1	-	12	-	12	-	12	
Input capacitance, Addr, $\overline{RAS},\overline{CAS},\overline{WE}$	CI2	-	12	-	12	-	12	
Input/output capacitance, DQ, DM, DQS, \overline{DQS}	CIO	-	10	-	10	-	10	
Part-Number		M393T5750CZ0						
Input capacitance, CK and \overline{CK}	CCK	-	11					pF
Input capacitance, CKE and \overline{CS}	CI1	-	12					
Input capacitance, Addr, $\overline{RAS},\overline{CAS},\overline{WE}$	CI2	-	12					
Input/output capacitance, DQ, DM, DQS, \overline{DQS}	CIO	-	10					

DM is internally loaded to match DQ and DQS identically.

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Electrical Characteristics & AC Timing for DDR2-533/400

($0^{\circ}\text{C} \leq T_{\text{OPER}} \leq 95^{\circ}\text{C}$; $V_{\text{DDQ}} = 1.8\text{V} \pm 0.1\text{V}$; $V_{\text{DD}} = 1.8\text{V} \pm 0.1\text{V}$)

Refresh Parameters by Device Density

Parameter	Symbol		256Mb	512Mb	1Gb	2Gb	4Gb	Units
Refresh to active/Refresh command time	tRFC		75	105	127.5	195	327.5	ns
Average periodic refresh interval	tREFI	$0^{\circ}\text{C} \leq T_{\text{CASE}} \leq 85^{\circ}\text{C}$	7.8	7.8	7.8	7.8	7.8	μs
		$85^{\circ}\text{C} < T_{\text{CASE}} \leq 95^{\circ}\text{C}$	3.9	3.9	3.9	3.9	3.9	μs

Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin

Speed	DDR2-533(D5)		DDR2-400(CC)		Units
Bin(CL - tRCD - tRP)	4 - 4 - 4		3 - 3 - 3		
Parameter	min	max	min	max	
tCK, CL=3	5	8	5	8	ns
tCK, CL=4	3.75	8	5	8	ns
tCK, CL=5	3.75	8	-	-	ns
tRCD	15	-	15	-	ns
tRP	15	-	15	-	ns
tRC	55	-	55	-	ns
tRAS	40	70000	40	70000	ns

Timing Parameters by Speed Grade

(Refer to notes for informations related to this table at the bottom)

Parameter	Symbol	DDR2-533		DDR2-400		Units	Notes
		min	max	min	max		
DQ output access time from CK/CK	tAC	-500	+500	-600	+600	ps	
DQS output access time from CK/CK	tDQSCK	-450	+450	-500	+500	ps	
CK high-level width	tCH	0.45	0.55	0.45	0.55	tCK	
CK low-level width	tCL	0.45	0.55	0.45	0.55	tCK	
CK half period	tHP	min(tC L, tCH)	x	min(tC L, tCH)	x	ps	
Clock cycle time, CL=x	tCK	3750	8000	5000	8000	ps	
DQ and DM input hold time	tDH(base)	225	x	275	x	ps	

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Parameter	Symbol	DDR2-533		DDR2-400		Units	
		min	max	min	max		
DQ and DM input setup time	tDS(base)	100	x	150	x	ps	
Control & Address input pulse width for each input	tIPW	0.6	x	0.6	x	tCK	
DQ and DM input pulse width for each input	tDIPW	0.35	x	0.35	x	tCK	
Data-out high-impedance time from CK/CK	tHZ	x	tAC max	x	tAC max	ps	
DQS low-impedance time from CK/CK	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	
DQ low-impedance time from CK/CK	tLZ(DQ)	2* tAC min	tAC max	2* tAC min	tAC max	ps	
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	300	x	350	ps	
DQ hold skew factor	tQHS	x	400	x	450	ps	
DQ/DQS output hold time from DQS	tQH	tHP - tQHS	x	tHP - tQHS	x	ps	
First DQS latching transition to associated clock edge	tDQSS	-0.25	0.25	-0.25	0.25	tCK	
DQS input high pulse width	tDQSH	0.35	x	0.35	x	tCK	
DQS input low pulse width	tDQSL	0.35	x	0.35	x	tCK	
DQS falling edge to CK setup time	tDSS	0.2	x	0.2	x	tCK	
DQS falling edge hold time from CK	tDSH	0.2	x	0.2	x	tCK	
Mode register set command cycle time	tMRD	2	x	2	x	tCK	
Write postamble	tWPST	0.4	0.6	0.4	0.6	tCK	
Write preamble	tWPRE	0.35	x	0.35	x	tCK	
Address and control input hold time	tIH(base)	375	x	475	x	ps	
Address and control input setup time	tIS(base)	250	x	350	x	ps	
Read preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	
Read postamble	tRPST	0.4	0.6	0.4	0.6	tCK	
Active to active command period for 1KB page size products	tRRD	7.5	x	7.5	x	ns	

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Parameter	Symbol	DDR2-533		DDR2-400		Units	
		min	max	min	max		
Active to active command period for 2KB page size products	tRRD	10	x	10	x	ns	
Four Activate Window for 1KB page size products	tFAW	37.5		37.5		ns	
Four Activate Window for 2KB page size products	tFAW	50		50		ns	
CAS to CAS command delay	tCCD	2		2		tCK	
Write recovery time	tWR	15	x	15	x	ns	
Auto precharge write recovery + precharge time	tDAL	WR+tR P	x	WR+tR P	x	tCK	
Internal write to read command delay	tWTR	7.5	x	10	x	ns	
Internal read to precharge command delay	tRTP	7.5		7.5		ns	
Exit self refresh to a non-read command	tXSNR	tRFC + 10		tRFC + 10		ns	
Exit self refresh to a read command	tXSRD	200		200		tCK	
Exit precharge power down to any non-read command	tXP	2	x	2	x	tCK	
Exit active power down to read command	tXARD	2	x	2	x	tCK	
Exit active power down to read command (slow exit, lower power)	tXARDS	6 - AL		6 - AL		tCK	
CKE minimum pulse width (high and low pulse width)	tCKE	3		3		tCK	
ODT turn-on delay	tAOND	2	2	2	2	tCK	
ODT turn-on	tAON	tAC(min)	tAC(max)+1	tAC(min)	tAC(max)+1	ns	
ODT turn-on(Power-Down mode)	tAONPD	tAC(min)+2	2tCK+t AC(max)+1	tAC(min)+2	2tCK+t AC(max)+1	ns	
ODT turn-off delay	tAOFD	2.5	2.5	2.5	2.5	tCK	
ODT turn-off	tAOF	tAC(min)	tAC(max)+0.6	tAC(min)	tAC(max)+0.6	ns	



ELECTRONICS

Rev. 1.1 Mar. 2005

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM


Parameter	Symbol	DDR2-533		DDR2-400		Units	
		min	max	min	max		
ODT turn-off (Power-Down mode)	tAOFPD	tAC(min)+2	2.5tCK + tAC(max)+1	tAC(min)+2	2.5tCK + tAC(max)+1	ns	
ODT to power down entry latency	tANPD	3		3		tCK	
ODT power down exit latency	tAXPD	8		8		tCK	
OCD drive mode output delay	tOIT	0	12	0	12	ns	
Minimum time clocks remains ON after CKE asynchronously drops LOW	tDelay	tIS+tCK+tiH		tIS+tCK+tiH		ns	

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Physical Dimensions: 64Mb^x8 based 64M^x72 Module(1 Rank)
M393T6553CZ0

Units : Millimeters








The used device is 64M x8 DDR2 SDRAM, FBGA.
DDR2 SDRAM Part NO : K4T51083QC

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Physical Dimensions: 64Mb_x8/128Mb_x4 based 128Mx72 Module(2/1 Ranks)
M393T2953CZ0 / M393T2950CZ0

Units : Millimeters




The used device is 128M x4/64M x8 DDR2 SDRAM, FBGA.
DDR2 SDRAM Part NO : K4T5104/083QC

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Physical Dimensions: 128Mb^x4 based 256Mx72 Module(2 Ranks)
M393T5750CZ0

Units : Millimeters




The used device is 128M x4 DDR2 SDRAM, FBGA.
DDR2 SDRAM Part NO : K4T51043QC

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

240 Pin DDR2 Registered DIMM Clock Topology



Note:

1. The clock delay from the input of the PLL clock to the input of any DDR2 SDRAM or register will be set to 0ns (nominal).
2. Input, output, and feedback clock lines are terminated from line to line as shown, and not from line to ground.
3. Only one PLL output is shown per output type. Any additional PLL outputs will be wired in a similar manner.
4. Termination resistors for the PLL feedback path clocks are located as close to the input pin of the PLL as possible.

512MB, 1GB, 2GB Registered DIMMs

DDR2 SDRAM

Revision History

Revision 1.0 (Feb. 2005)

- Initial Release

Revision 1.1 (Mar. 2005)

- Changed IDD0/IDD3N/IDD3P current values.