SS805 - 2.5"SATA 3.0Gb/s SLC SSD

(NAND based Solid State Drive)

datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2010 Samsung Electronics Co., Ltd. All rights reserved.



SSD

Revision History

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>	<u>Editor</u>
1.0	Final version	Jan. 08, 2010	Final	Jay H. Park
1.1	Power Consumption revision	Mar. 10, 2010	Final	Jay H. Park



Table Of Contents

0. Mechanical Specification 6 2.1 Physical dimensions and Weight 6 4.0 Product Specifications 7 3.1 System Interface and Configuration 7 3.2 System Performance 7 3.3 Drive Capacity 7 3.4 Supply Voltage 7 3.5 System Power Consumption 7 3.6 System Reliability 7 3.7 Environmental Specifications 8 0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 5.1 Register - Host to Device 11 5.2 Register - Bovice to Host 11 5.3 Data 15 5.4 PIO Setup 15 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 5.6 DWA Setup 15 5.7 Set Device Provide to Host 14 6.1 Command Register 16 6.2 Device Control Register 16 6.3 Device / Head Register 16 6.3 Device / Head Register 16
1.0 Product Specifications 7 3.1 System Interface and Configuration 7 3.2 System Performance 7 3.3 Drive Capacity 7 3.4 Supply Voltage 7 3.5 System Power Consumption 7 3.6 System Reliability 7 3.7 Environmental Specifications 8 0.0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 1.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 15 5.4 PIO Setup 15 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2 Device Control Register 15 6.3 Device / Head Register 15 6.4 Error Register 15 6.4 Error Register 15
3.1 System Interface and Configuration 7 3.2 System Performance 7 3.3 Drive Capacity 7 3.4 Supply Voltage 7 3.5 System Power Consumption 7 3.6 System Reliability 7 3.7 Environmental Specifications 8 0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.4 Error Register 15 6.4 Error Register 15 6.4.1 Field / bit description 15 </td
3.1 System Interface and Configuration 7 3.2 System Performance 7 3.3 Drive Capacity 7 3.4 Supply Voltage 7 3.5 System Power Consumption 7 3.6 System Reliability 7 3.7 Environmental Specifications 8 0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.4 Error Register 15 6.4 Error Register 15 6.4.1 Field / bit description 15 </td
3.2 System Performance 7 3.3 Drive Capacity 7 3.4 Supply Voltage 7 3.5 System Power Consumption 7 3.6 System Reliability 7 3.7 Environmental Specifications 8 0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
3.3 Drive Capacity 7 3.4 Supply Voltage 7 3.5 System Power Consumption 7 3.6 System Reliability 7 3.7 Environmental Specifications 8 0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 5.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3.1 Field / bit description 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
3.4 Supply Voltage 7 3.5 System Power Consumption 7 3.6 System Reliability 7 3.7 Environmental Specifications 8 0.0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 15 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 16 6.3.1 Field / bit description 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
3.5 System Power Consumption 7 3.6 System Reliability 7 3.7 Environmental Specifications 8 .0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 12 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 5.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
3.6 System Reliability 7 3.7 Environmental Specifications 8 .0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 .0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
3.7 Environmental Specifications 8 .0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15 6.4.1 Field / bit description 15
.0 Electrical Interface Specification 9 4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 12 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
4.1 Serial ATA Interface connector 9 4.2 Pin Assignments 10 5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
4.2 Pin Assignments 10 5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
5.0 Frame Information Structure (FIS) 11 5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.4 Error Register 15 6.4.1 Field / bit description 15 6.4.1 Field / bit description 15
5.1 Register - Host to Device 11 5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.4 Error Register 15 6.4.1 Field / bit description 15 6.4.1 Field / bit description 15
5.2 Register - Device to Host 12 5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
5.3 Data 13 5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
5.4 PIO Setup 13 5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
5.5 DMA Activate - Device to Host 14 5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 14 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
5.6 DMA Setup 14 5.7 Set Device Bits - Device to Host 12 6.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
5.7 Set Device Bits - Device to Host 14 5.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
5.0 Shadow Register Block registers Description 15 6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
6.1 Command Register 15 6.2 Device Control Register 15 6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
6.2 Device Control Register. 15 6.2.1 Field / bit description 15 6.3 Device / Head Register. 15 6.3.1 Field / bit description 15 6.4 Error Register. 15 6.4.1 Field / bit description 15
6.2.1 Field / bit description 15 6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
6.3 Device / Head Register 15 6.3.1 Field / bit description 15 6.4 Error Register 15 6.4.1 Field / bit description 15
6.3.1 Field / bit description
6.4 Error Register
6.4.1 Field / bit description
6.5 Features Register 16
6.6 Cylinder High (LBA High) Register
6.7 Cylinder Low (LBA Mid) Register
6.9 Sector Count Register
6.10 Status Register
6.10.1 Field / bit description
·
7.0 Command Descriptions
7.1 Supported ATA Commands
7.2 SECURITY FEATURE Set
7.2.1 SECURITY mode default setting
7.2.2 Initial setting of the user password
7.2.3 SECURITY mode operation from power-on
7.3 SMART FEATURE Set (B0h)
7.3.1 Sub Command
7.3.1.1 S.M.A.R.T. Read Attribute Values (subcommand D0h)
7.3.1.2 S.M.A.R.T. Read Attribute Thresholds (subcommand D1h)
7.3.1.3 S.M.A.R.T. Enable/Disable Attribute Autosave (subcommand D2h)
7.3.1.4 S.M.A.R.T. Save Attribute Values (subcommand D3h)
7.3.1.5 S.M.A.R.T. Execute Off-line Immediate (subcommand D4h)
7.3.1.6 S.M.A.R.T. Selective self-test routine
7.3.1.7 S.M.A.R.T. Read Log Sector (subcommand D5h)21
7.3.1.8 S.M.A.R.T. Write Log Sector (subcommand D6h)21
7.3.1.9 S.M.A.R.T. Enable Operations (subcommand D8h)
7.3.1.10 S.M.A.R.T. Disable Operations (subcommand D9h)
7.3.1.11 S.M.A.R.T. Return Status (subcommand DAh)
7.3.1.12 S.M.A.R.T. Enable/Disable Automatic Off-line (subcommand DBh)



7.3.2 Device Attribute Data Structure	
7.3.2.1 Data Structure Revision Number	
7.3.2.2 Individual Attribute Data Structure	
7.3.2.3 Off-Line Data Collection Status	
7.3.2.4 Self-test execution status	
7.3.2.5 Total time in seconds to complete off-line data collection activity	
7.3.2.6 Current segment pointer	
7.3.2.7 Off-line data collection capability	
7.3.2.8 S.M.A.R.T. Capability	
7.3.2.9 Error logging capability	
7.3.2.10 Self-test completion time	
7.3.2.12 Data Structure Checksum	
7.3.3 Device Attribute Thresholds data structure	
7.3.3.1 Data Structure Revision Number	
7.3.3.2 Individual Thresholds Data Structure	
7.3.3.3 Attribute ID Numbers	
7.3.3.4 Attribute Threshold	
7.3.3.5 Data Structure Checksum	27
7.3.4 S.M.A.R.T. Log Directory	28
7.3.5 S.M.A.R.T. error log sector	28
7.3.5.1 S.M.A.R.T. error log version	
7.3.5.2 Error log pointer	
7.3.5.3 Device error count	
7.3.5.4 Error log data structure	
7.3.5.5 Command data structure	
7.3.5.6 Error data structure	
7.3.6 Self-test log structure	
7.3.7 Selective self-test log data structure	
7.3.8 Error reporting	
3.0 OOB signaling and Phy Power State	
8.1 OOB signaling	
8.1.1 OOB signal spacing	
8.2 Phy Power State	
8.2.1 COMRESET sequence state diagram	
8.2.2 Interface Power States	
8.2.2.2 Partial	
8.2.2.3 Slumber	
8.2.3 Partial/Slumber to PHYRDY	
8.2.3.1 Host Initiated	
8.2.3.2 Device Initiated	
8.2.4 PHYRDY to Partial/Slumber	
8.2.4.1 Host Initiated for Partial	
8.2.4.2 Device Initiated for Partial	34
9.0 Super Cap Operation	34
9.1 Time to Ready	
9.2 DATA Recovery in Sudden Power Off	
•	
10.0 SATA II Optional Feature	
10.1 Power Segment Pin P11	
10.2 Activity LED indication	
,	
11.0 Identify Device Data	36
12.0 Ordering Information	38
13.0 Product Line up	38



1.0 General Description

The SSD(Solid State Disk) of Samsung Electronics is fully consist of semiconductor device and using SLC NAND Flash Memory which has a high reliability and a high technology for a storage media.

As the SSD doesn't have a moving parts such as platter(disk) and head media, it gives a good solution in a Enterprise server and Storage for a storage device with a high performance and a low power consumption and a small form factor.

For an easy adoption, the SSD has a same host interface with Hard Diks Drive and has a same physical dimension.

Capacity

- 50GB, 100GB is available

Form Factor

- 2.5" Type (100.00 x 69.85 x 14.8 mm)

•Host interface

- Serial ATA interface of 3.0Gbps
- Fully complies with ATA/ATAPI-7 Standard (Partially Complies with ATA/ATAPI-8)
- Asynchronous Signal Recovery(Hot-Plug)
- Activity LED indication (Pin11)
- Native Command Queuing (NCQ, 32 Depth) Supported

Performance

Host transfer rate: 300 MB/s

Sustained Data Read : Upto 230 MB/sSustained Data Write : Upto 180 MB/s

•Mean Time Between Failures(MTBF)

- 2,000,000 Hours

Power Consumption (Watt)

Read/ Write: 1.3 / 2.6Idle: 0.7

•Battery Back Up

- Data Protection on SPOR with Samsung's back up solution

Temperature

- Operating : 0°C to 60°C


Shock

Operating: 1500G, duration 0.5ms, Half Sine WaveVibration: 20G Peak, 10~2000Hz,(15mins/Axis)x3 Axis

Weight

50GB : Max. 121g100GB : Max. 131g

•SSD Functional Block Diagram






2.0 Mechanical Specification

2.1 Physical dimensions and Weight

Model	Height (mm)	Width (mm)	Length (mm)	Weigth (gram)				
50GB	14.80 ± 0.2	69.85 ± 0.25	100.00 ± 0.25	Max. 121g				
100GB	14.80 ± 0.2	69.85 ± 0.25	100.00 ± 0.25	Max. 131g				

[Figure 2-1] Physical dimension





3.0 Product Specifications

3.1 System Interface and Configuration

- Burst read/write rate is 300 MB/sec (3.0 Gb/sec).
- PIO 0~4 mode
- Up to UDMA mode6 (Ultra DMA133)
- Fully compatible with ATA-7 Standard (Partially Complies with ATA/ATAPI-8)

3.2 System Performance

(IOmeter @128KB)

Read / Write	Performance
Sequential Read Sector	Upto 230 MB/s
Sequential Write Sector	Upto 180 MB/s

3.3 Drive Capacity

	MCCOE50G5MXP-0VB	MCCOE1HG5MXP-0VB
Unformatted Capacity	50GB	100 GB
User-Addressable Sectors	97,696,368	195,371,568

NOTE:

3.4 Supply Voltage

Item	Requirements
Allowable voltage	5V <u>+</u> 5%
Allowable noise/ripple	100mV p-p or less

3.5 System Power Consumption

Power	Typical(W)
Read / Write	1.3 / 2.6
Idle*	0.7

3.6 System Reliability

MTRE	2.000.000 Hours
WILDE	2,000,000 Flours



¹ Megabyte (MB) = 1 Million bytes; 1 Gigabyte (GB) = 1 Billion bytes

3.7 Environmental Specifications

Features	Operating	Non-Operating					
Temperature	0°C to 60°C	-40°C to 80°C					
Humidity	5% to 95%, non-condensing						
Vibration	20G Peak, 10~2000Hz,(15mins/Axis)x3 Axis	20G Peak, 10~2000Hz,(15mins/Axis)x3 Axis					
Shock	1500G, duration 0.5ms, Half Sine Wave	500G, duration 0.5ms, Half Sine Wave					





SSD


4.0 Electrical Interface Specification

4.1 Serial ATA Interface connector

Drive Connector: Amphenol, SATA00100941T









4.2 Pin Assignments

	No.		Plug Connector pin definition
	S1	GND	2 nd mate
	S2	A+	Differential signal A from Phy
	S3	A-	
Signal	S4	GND	2 nd mate
	S5	B-	Differential signal B from Phy
	S6	B+	
	S7	GND	2 nd mate
		K	ey and spacing spearate signal and power segments
	P1	V33	3.3V power (Unused)
	P2	V33	3.3V power (Unused)
	P3	V33	3.3V power, pre-charge, 2 nd mate (Unused)
	P4	GND	1 st mate
	P5	GND	2 nd mate
	P6	GND	2 nd mate
	P7	V5	5V power, pre-charge, 2 nd mate
Power	P8	V5	5V power
	P9	V5	5V power
	P10	GND	2 nd mate
	P11	DAS/DSS	Device Activity Signal
	P12	GND	1 st mate
	P13	V12	12V power, pre-charge, 2 nd mate (Unused)
	P14	V12	12V power (Unused)
	P15	V12	12V power (Unused)

NOTE: Uses 5V power only. 3.3V and 12V power are not used.



5.0 Frame Information Structure (FIS)

5.1 Register - Host to Device

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0		
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0												
•				Feat	ures	;				Command								R	R		Res	serve	d (0)		FIS Type (27h)								
0								ĺ																										
4	Device									LBA High								LBA Mid							LBA Low									
1																																		
2		Features (exp)									LBA High (exp)							LBA Mid (exp)							LBA Low (exp)									
3				Cor	itrol				Reserved (0)								Sector Count (exp)							Sector Count										
3																																		
4	Reserved (0)								Reserved (0)							Reserved (0)								Reserved (0)										
4							.																											

[Table 5-1] Register - Host to Device layout (48bit LBA mode, EXT commands, NCQ commands)

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
				Feat	ures	3					(Com	man	d			С	R	R		Res	serve	ed (0)			FIS	3 Тур	oe (2	7h)		
0																																
4			D	evic	e/He	ad		•			Су	lind	er H	igh	•	•		•	C	lind	er l	ow					Sec	ctor	Num	ber	•	
1																																
2			R	eser	ved	(0)					Re	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)		
3				Cor	ntrol						Re	eser	ved	(0)					R	eser	ved	(0)					Se	ecto	Cou	ınt		
4			R	eser	ved	(0)					Re	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)		
_																																

[Table 5-2] Register - Host to Device layout (CHS mode)

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
				Feat	tures	3					(Com	man	d			С	R	R		Res	erve	d (0)			FIS	Typ	e (2	7h)		
0																																
4			Dev	ice/L	ВА	27:2	4					LBA	23:1	6						LBA	15:	В						LBA	7:0			
'																																
2			R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)		
3				Cor	ntrol						R	eser	ved	(0)					R	eser	ved	(0)					Se	ctor	Cou	unt		
4		_	R	eser	ved	(0)		_			R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)		

[Table 5-3] Register - Host to Device layout (28bit LBA mode)



5.2 Register - Device to Host

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
				Er	ror							Sta	atus				R	I	S		Res	erve	d (0)			FIS	З Тур	oe (3	4h)		
0																																
1				De	vice							LBA	Hig	h						LB/	Mic	t						LBA	Lov	v		
'																																
2			Fe	atur	es (e	exp)					LB	A Hi	gh (e	exp)					LB	A M	id (e	exp)					LB	A Lo	w (e	exp)		
3			R	eser	ved	(0)					R	eser	ved	(0)				5	Sect	or C	oun	(exp	p)				Se	ecto	r Co	unt		
3																																
4			R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)		
-																																

[Table 5-4] Register - Device to Host layout (48bit LBA mode)

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
				Er	ror							Sta	tus				R	I	S		Res	erve	d (0)				FIS	З Тур	oe (3	4h)		
0																																
4			D	evice	e/He	ad					Су	lind	er H	igh					C	/lind	ler L	ow					Sec	ctor	Num	ber		
'																																
2			Re	eser	ved	(0)					Re	eser	ved	(0)					R	eser	ved	(0)					Re	eser	ved	(0)		
3			Re	eser	ved	(0)					Re	eser	ved	(0)					R	eser	ved	(0)					Se	ecto	Cou	ınt		
4			Re	eser	ved	(0)					Re	eser	ved	(0)					R	eser	ved	(0)					Re	eser	ved	(0)		
-																																

[Table 5-5] Register - Device to Host layout (CHS mode)

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
0				Er	ror							Sta	tus				R	ı	S		Res	erve	d (0))			FIS	3 Ту	oe (3	4h)		
1		_	Devi	ice/L	BA :	27:2	4				L	BA	23:1	6	_	_			_	LBA	15:	8		_		_	_	LBA	7:0	1	_	
2			R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)		
3			R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)					Se	ecto	r Coi	unt		
4			R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)		
									T-1-1																							

[Table 5-6] Register - Device to Host layout (28bit LBA mode)



5.3 Data

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
0			R	eser	ved	(0)					R	eser	ved	(0)			R	R	R		Res	erve	d (0))			FIS	Тур	e (4	8h)		
U																																
		_									(min	imu	m of				Ds o axin			048	DWC	RD	6									
n		_																										İ				

[Table 5-7] Register - Data FIS layout

5.4 PIO Setup

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
				Er	ror							Sta	atus				R	Ι	S		Res	erve	d (0)			FIS	3 Тур	oe (3	4h)		
0				ĺ		ĺ	Ì	ĺ			ĺ											Ì	ĺ				ĺ	Ì				
_				De	vice							LBA	Hig	า						LBA	Mic	ł						LBA	Lov	٧		
1																																
2			R	eser	ved	(0)					LB	A Hi	gh (e	exp)					LB	A M	id (e	xp)					LB	A Lo	w (e	xp)		
3			Е	_ S1	ΓΑΤ	IS					R	esei	ved	(0)				5	Sect	or Co	ount	(exp	o)				Se	ector	Cou	unt		
3																																
4			R	eser	ved	(0)					R	esei	ved	(0)									Tra	nsfe	er Co	ount						
4																																

[Table 5-8] Register - PIO Setup layout (48bit LBA mode: Read/Write Sector EXT)

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
0				Er	ror							Sta	itus				R	I	S		Res	erve	d (0)			FIS	З Тур	oe (3	4h)		
1			D	evic	e/He	ad					Су	lind	er H	igh					C)	/lind	er L	ow					Sec	ctor	Num	ber		
2			R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)					R	eser	ved	(0)		
3			. E	_ S1	Ι ΑΤ ι	JS					R	eser	ved	(0)					Secto	or Co	ount	(exp)				Se	ctor	Cou	ınt		
4			R	eser	ved	(0)					R	eser	ved	(0)					i				Tra	ınsfe	er Co	unt						

[Table 5-9] PIO Set up layout (CHS mode: Commands include PIO data transfer)



5.5 DMA Activate - Device to Host

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
			Re	eser	ved	(0)					R	eser	ved	(0)			R	R	R		Res	erve	d (0))			FIS	Тур	e (3	9h)		
°																																

[Table 5-10] DMA Activate Layout (Write DMA/Write DMA Queued/Service)

5.6 DMA Setup

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
			F	Reser	ved	(0)					R	eser	ved	(0)			Α	I	D		Res	erve	d (0))			FIS	Тур	e (A	1h)		
0																																
_														0												•				TAG	i	
1					Ì							Ì	Ì	ĺ						Ì	Ì	Ì	ĺ	Ì								
_										•						(0															
2								ĺ																			ĺ					
_							1								Re	eser	ved	(0)														
3																																
4														ı	DMA	Buf	fer C	Offse	t													
4																																
-														D	MA	Γran	sfer	Cou	nt													
5																																
															Re	eser	ved	(0)														
6					ĺ							ĺ	ĺ	ĺ						ĺ	ĺ	ĺ	ĺ	ĺ								

[Table 5-11] DMA Setup layout (NCQ, Read/Write FpDMA Queued)

5.7 Set Device Bits - Device to Host

	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
				Er	ror				R	Sta	tus	Hi	R	Sta	tus	Lo	N	I	R		Res	erve	d (0)			FIS	Тур	e (A	1h)		
0																																
4															S	Activ	/e 31	1:0														
1																																

[Table 5-12] Set Device Bits layout (NCQ, Result of Read/Write FpDMA Queued commands)



6.0 Shadow Register Block registers Description

6.1 Command Register

This register contains the command code being sent to the device. Command execution begins immediately after this register is written. All other registers required for the command must be set up before writing the Command Register.

6.2 Device Control Register

This register contains the command code being sent to the device. Command execution begins immediately after this register is written. All other registers required for the command must be set up before writing the Command Register.

6.2.1 Field / bit description

7	6	5	4	3	2	1	0
НОВ	-	-	-	-	SRST	nIEN	0

- HOB is defined by the 48bit Address feature set. A write to any Command register shall clear the HOB bit to zero.
- SRST is the host software reset bit. SRST=1 indicates that the drive is held reset and sets BSY bit in Status register. Setting SRST=0 re-enables the device
- nIEN is the enable bit for the device Assertion of INTRQ to the host. When nIEN=0, and the device is selected by Drice select bit in DEVICE/HEAD register, device interrupt to the host is enabled. When this bit is set, the "I' bit in the Register Host to Device, PIO setup, Set Device Bits and DMA Set Up will be set, whether pending interrup is found or not.

6.3 Device / Head Register

6.3.1 Field / bit description

The content of this register shall take effect when written.

Ī	7	6	5	4	3	2	1	0
ſ	-	L	-	DEV	HS3	HS2	HS1	HS0

- L : Binary encoded address mode select. When L=0, addressing is by CHS mode. When L=1, addressing is by LBA mode.
- DEV: Device select. Cleared to zero selects Device 0. Set to one selects Device1.
- HS3, HS2, HS1, HS0: Head select bits. The HS3 through HS0 contain bits 24-27 of the LBA. At command completion, these bits are updated to reflect the current LBA bits 24-27.

6.4 Error Register

This register contains the command code being sent to the device. Command execution begins immediately after this register is written. All other registers required for the command must be set up before writing the Command Register.

6.4.1 Field / bit description

7	6	5	4	3	2	1	0
ICRC	UNC	0	IDNF	0	ABRT	TKONF	AMNF

- ICRC: Interface CRC Error. CRC=1 indicates a CRC error has occurred on the data bus during a Ultra-DMA transfer.
- UNC: Uncorrectable Data Error. UNC=1 indicates an uncorrectable data error has been encountered.
- IDNF: ID Not Found. IDN=1 indicates the requested sector's ID field cound not be found .
- ABRT: Aborted Command. ABT=1 indicates the requested command has been aborted due to a device status error or an invalid parameter in an output register.
- TKONF: Track 0 Not Found. T0N=1 indicates track 0 was not found during a Recalibrate command.
- AMNF: Address Mark Not Found. When AMN=1, it indicates that the data address mark has not been found after finding the correct ID field for the requested sector.



6.5 Features Register

This register is command specific. This is used with the Set Features command, S.M.A.R.T. Function Set command.

6.6 Cylinder High (LBA High) Register

This register contains Bits 16-23. At the end of the command, this register is updated to reflect the current LBA Bits 16-23.

6.7 Cylinder Low (LBA Mid) Register

This register contains Bits 8-15. At the end of the command, this register is updated to reflect the current LBA Bits 8-15. When 48-bit addressing commands are used, the "most recently written" content contains LBA Bits 8-15, and the "previous content" contains Bits 32-39

6.8 Sector Number (LBA low) Register

This register contains Bits 0-7. At the end of the command, this register is updated to reflect the current LBA Bits 0-7. When 48-bit commands are used, the "most recently written" content contains LBA Bits 0-7, and the "previous content" contains Bits 24-31.

6.9 Sector Count Register

This register contains the number of sectors of data requested to be transferred on a read or write operation between the host and the device. If the value in the register is set to 0, a count of 256 sectors (in 28-bit addressing) or 65,536 sectors (in 48-bit addressing) is specified.

If the register is zero at command completion, the command was successful. If not successfully completed, the register contains the number of sectors which need to be transferred in order to complete the request.

The contents of the register are defined otherwise on some commands. These definitions are given in the command descriptions.

6.10 Status Register

This register contains the device status. The contents of this register are updated whenever an error occurs and at the completion of each command. If the host reads this register when an interrupt is pending, it is considered to be the interrupt acknowledge. Any pending interrupt is cleared whenever this register is read.

If BSY=1, no other bits in the register are valid. And read/write operations of any other register are negated in order to avoid the returning of the contesnts of this register instead of the other registers' contents.

6.10.1 Field / bit description

7	6	5	4	3	2	1	0
BSY	DRDY	DF	DSC	DRQ	CORR	IDX	ERR

- BSY: Busy. BSY=1 whenever the device is accessing the registers. The host should not read or write any registers when BSY=1. If the host reads any register when BSY=1, the contents of the Status Register will be returned.
- DRDY: Device Ready. RDY=1 indicates that the device is capable of responding to a command. RDY will be set to 0 during power on until the device is ready to accept a command.
- DF: Device Fault. DF=1 indicates that the device has detected a write fault condition. DF is set to 0 after the Status Register is read by the host.
- DSC: Device Seek Complete. DSC=1 indicates that a seek has completed and the device head is settled over a track. DSC is set to 0 by the device just before a seek begins. When an error occurs, this bit is not changed until the Status Register is read by the host, at which time the bit again indicates the current seek complete status.

When the device enters into or is in Standby mode or Sleep mode, this bit is set by device in spite of not spinning up.

- DRQ: Data Request. DRQ=1 indicates that the device is ready to transfer a word or byte of data between the host and the device. The host should not write the Command register when DRQ=1
- CORR: Corrected Data. Always 0.
- IDX : Index. IDX=1 once per revolution. Since IDX=1 only for a very short time during each revolution, the host may not see it set to
- 1 even if the host is reading the Status Register continuously. Therefore the host should not attempt to use IDX for timing purposes.
- ERR : ERR=1 indicates that an error occurred during execution of the previous command. The Error Register should be read to determine the error type. The device sets ERR=0 when the next command is received from the host.



7.0 Command Descriptions

7.1 Supported ATA Commands

Command Name	Command Code (Hex)	Command Name	Command Code (Hex)
CHECK POWER MODE	E5h	SECURITY UNLOCK	F2h
DEVICE CONFIGURATION FREEZE LOCK	B1h/C1h	SET FEATURES	EFh
DEVICE CONFIGURATION IDENTIFY	B1h/C2h	SET MAX ADDRESS	F9h/00h
DEVICE CONFIGURATION RESTORE	B1h/C0h	SET MAX ADDRESS EXT	37h
DEVICE CONFIGURATION SET	B1h/C3h	SET MAX FREEZE LOCK	F9h/04h
DOWNLOAD MICROCODE	92h	SET MAX LOCK	F9h/02h
EXECUTE DEVICE DIAGNOSTIC	90h	SET MAX SET PASSWORD	F9h/01h
FLUSH CACHE	E7h	SET MAX UNLOCK	F9h/03h
FLUSH CACHE EXT	EAh	SET MULTIPLE MODE	C6h
IDENTIFY DEVICE	ECh	SLEEP	E6h
IDLE	E3h	SMART DISABLE OPERATIONS	B0h/D9h
IDLE IMMEDIATE	E1h	SMART ENABLE OPERATIONS	B0h/D8h
NOP	00h	SMART ENABLE/DISABLE ATTRIBUTE AUTOSAVE	B0h/D2h
READ BUFFER	E4h	SMART EXECUTE OFF-LINE IMMEDIATE	B0h/D4h
READ DMA EXT	25h	SMART READ DATA	B0h/D0h
READ DMA with Retry	C8h	SMART READ LOG	B0h/D5h
READ DMA without Retry	C9h	SMART RETURN STATUS	B0h/DAh
READ FPDMA QUEUED	60h	SMART WRITE LOG	B0h/D6h
READ LOG EXT	2Fh	STANDBY	E2h
READ LOG DMA EXT	47h	STANDBY IMMEDIATE	E0h
READ MULTIPLE	C4h	WRITE BUFFER	E8h
READ MULTIPLE EXT	29h	WRITE DMA EXT	35h
READ NATIVE MAX ADDRESS	ВОН	WRITE DMA FUA EXT	3Dh
READ NATIVE MAX ADDRESS EXT	27h	WRITE DMA with Retry	CAh
READ SECTORS EXT	24h	WRITE DMA without Retry	CBh
READ SECTORS with Retry	20h	WRITE FPDMA QUEUED	61h
READ SECTORS without Retry	21h	WRITE LOG DMA EXT	57h
READ VERIFY SECTORS EXT	42h	WRITE LOG EXT	3Fh
READ VERIFY SECTORS with Retry	40h	WRITE MULTIPLE	C5h
READ VERIFY SECTORS without Retry	41h	WRITE MULTIPLE EXT	39h
SECURITY DISABLE PASSWORD	F6h	WRITE MULTIPLE FUA EXT	CE
SECURITY ERASE PREPARE	F3h	WRITE SECTORS EXT	34h
SECURITY ERASE UNIT	F4h	WRITE SECTORS with Retry	C3h
SECURITY FREEZE LOCK	F5h	WRITE SECTORS without Retry	30h
SECURITY SET PASSWORD	F1h		



7.2 SECURITY FEATURE Set

The Security mode features allow the host to implement a security password system to prevent unauthorized access to the disk drive.

7.2.1 SECURITY mode default setting

The SSD is shipped with master password set to 20h value(ASCII blanks) and the lock function disabled.

The system manufacturer/dealer may set a new master password by using the SECURITY SET PASSWORD command, without enableing the lock function.

7.2.2 Initial setting of the user password

When a user password is set, the drive automatically enters lock mode by the next powered-on

7.2.3 SECURITY mode operation from power-on

In locked mode, the SSD rejects media access commands until a SECURITY UNLOCK command is successfully completed.

7.2.4 Password lost

If the user password is lost and High level security is set, the drive does not allow the user to access any data. However, the drive can be unlocked using the master password.

If the user password is lost and Maxium security level is set, it is impossible to access data.

However, the drive can be unlocked using the ERASE UNIT command with the master password. The drive will erase all user data and unlock the drive.

7.3 SMART FEATURE Set (B0h)

The SMART Feature Set command provides access to the Attribute Values, the Attribute Thresholds, and other low level subcommands that can be used for logging and reporting purposes and to accommodate special user needs. The SMART Feature Set command has several separate subcommands which are selectable via the device's Features Register when the SMART Feature Set command is issued by the host. In order to select a subcommand the host must write the subcommand code to the device's Features Register before issuing the SMART Feature Set command.

7.3.1 Sub Command

In order to select a subcommand the host must write the subcommand code to the device's Features Register before issuing the S.M.A.R.T. Function Set command. The subcommands and their respective codes are listed below.

Subcommand	Code	Subcommand	Code
SMART READ DATA	D0h	SMART WRITE LOG	D6h
SMART READ ATTRIBUTE THRESHOLDS	D1h	SMART ENABLE OPERATIONS	D8h
SMART ENABLE/DISABLE ATTRIBUTE AUTOSAVE	D2h	SMART DISABLE OPERATIONS	D9h
SMART SAVE ATTRIBUTE VALUES	D3h	SMART RETURN STATUS	DAh
SMART EXECUTE OFF-LINE IMMIDIATE	D4h	SMART ENABLE/ DISABLE AUTOMATIC OFF-LINE	DBh
SMART READ LOG	D5h		

7.3.1.1 S.M.A.R.T. Read Attribute Values (subcommand D0h)

This subcommand returns the device's Attribute Values to the host. Upon receipt of the S.M.A.R.T. Read Attribute Values subcommand from the host, the device asserts BSY, saves any updated Attribute Values to the Attribute Data sectors, asserts DRQ, clears BSY, asserts INTRQ, and then waits for the host to transfer the 512 bytes of Attribute Value information from the device via the Data Register.



7.3.1.2 S.M.A.R.T. Read Attribute Thresholds (subcommand D1h)

This subcommand returns the device's Attribute Thresholds to the host. Upon receipt of the S.M.A.R.T. Read Attribute Thresholds subcommand from the host, the device reads the Attribute Thresholds from the Attribute Threshold sectors and then waits for the host to transfer the 512 bytes of Attribute Thresholds information from the device.

7.3.1.3 S.M.A.R.T. Enable/Disable Attribute Autosave (subcommand D2h)

This subcommand enables and disables the attribute auto save feature of the device. The S.M.A.R.T. Enable/Disable Attribute Autosave subcommand allows the device to automatically save its updated Attribute Values to the Attribute Data Sector at the timing of the first transition to Active idle mode and after 15 minutes after the last saving of Attribute Values. This subcommand causes the auto save feature to be disabled. The state of the Attribute Autosave feature—either enabled or disabled—will be preserved by the device across the power cycle.

A value of 00h—written by the host into the device's Sector Count Register before issuing the S.M.A.R.T. Enable/Disable Attribute Autosave subcommand—will cause this feature to be disabled. Disabling this feature does not preclude the device from saving Attribute Values to the Attribute Data sectors during some other normal operation such as during a power-up or a power-down.

A value of F1h—written by the host into the device's Sector Count Register before issuing the S.M.A.R.T. Enable/Disable Attribute Autosave subcommand—will cause this feature to be enabled. Any other nonzero value written by the host into this register before issuing the S.M.A.R.T. Enable/Disable Attribute Autosave subcommand will not change the current Autosave status. The device will respond with the error code specified in Table 7-9: "S.M.A.R.T. Error Codes" on page 30.

The S.M.A.R.T. Disable Operations subcommand disables the auto save feature along with the device's S.M.A.R.T. operations. Upon the receipt of the subcommand from the host, the device asserts BSY, enables or disables the Autosave feature, clears BSY, and asserts INTRQ.

7.3.1.4 S.M.A.R.T. Save Attribute Values (subcommand D3h)

This subcommand causes the device to immediately save any updated Attribute Values to the device's Attribute Data sector regardless of the state of the Attribute Autosave feature. Upon receipt of the S.M.A.R.T. Save Attribute Values subcommand from the host, the device asserts BSY, writes any updated Attribute Values to the Attribute Data sector, clears BSY, and asserts INTRQ.

7.3.1.5 S.M.A.R.T. Execute Off-line Immediate (subcommand D4h)

This subcommand causes the device to immediately initiate the set of activities that collect Attribute data in an offline mode (off-line routine) or execute a self-test routine in either captive or off-line mode. The LBA Low register shall be set to specify the operation to be executed.

LBA Low	Subcommand
00h	Execute S.M.A.R.T. off-line data collection routine immediately
01h	Execute S.M.A.R.T. Short self-test routine immediately in off-line mode
02h	Execute S.M.A.R.T. Extended self-test routine immediately in off-line mode
03h	Reserved
04h	Execute S.M.A.R.T. Selective self-test routine immediately in off-line mode
40h	Reserved
7Fh	Abort off-line mode self-test routine
81h	Execute S.M.A.R.T. short self-test routine immediately in captive mode
82h	Execute S.M.A.R.T. Extended self-test routine immediately in captive mode
84h	Execute S.M.A.R.T. selective self-test routine immediately in captive mode
C0h	Reserved

Off-line mode: The device executes command completion before executing the specified routine. During execution of the routine the device will not set BSY nor clear DRDY. If the device is in the process of performing its routine and is interrupted by a new command from the host, the device will abort or suspend its routine and service the host within two seconds after receipt of the new command. After servicing the interrupting command, the device will resume its routine automatically or not start its routine depending on the interrupting command.

Captive mode: When executing self-test in captive mode, the device sets BSY to one and executes the specified self-test routine after receipt of the command. At the end of the routine, the device sets the execution result in the Self-test execution status byte (see Table 7-1: "Device Attribute Data Structure" on page 23) and ATA registers and then executes the command completion. See definitions below.

Status Set ERR to one when the self-test has failed

Error Set ABRT to one when the self-test has failed

LBA Low Set to F4h when the self-test has failed


LBA High Set to 2Ch when the self-test has failed



7.3.1.6 S.M.A.R.T. Selective self-test routine

When the value in the LBA Low register is 4 or 132, the Selective self-test routine shall be performed. This selftest routine shall include the initial tests performed by the Extended self-test routine plus a selectable read scan. The host shall not write the Selective self-test log while the execution of a Selective self-test command is in progress.

The user may choose to do read scan only on specific areas of the media. To do this, user shall set the test spans desired in the Selective self-test log and set the flags in the Feature flags field of the Selective self-test log to indicate do not perform off-line scan. In this case, the test spans defined shall be read scanned in their entirety. The Selective self-test log is updated as the self-test proceeds indicating test progress. When all specified test spans have been completed, the test is terminated and the appropriate self-test execution status is reported in the SMART READ DATA response depending on the occurrence of errors. Figure on page 21 shows an example of a Selective selftest definition with three test spans defined. In this example, the test terminates when all three test spans have been scanned.



After the scan of the selected spans described above, a user may wish to have the rest of media read scanned as an off-line scan. In this case, the user shall set the flag to enable off-line scan in addition to the other settings. If an error occurs during the scanning of the test spans, the error is reported in the self-test execution status in the SMART READ DATA response and the off-line scan is not executed. When the test spans defined have been scanned, the device shall then set the offline scan pending and active flags in the Selective self-test log to one, the span under test to a value greater than five, the self-test execution status in the SMART READ DATA response to 00h, set a value of 03h in the off-line data collection status in the SMART READ DATA response and shall proceed to do an off-line read scan through all areas not included in the test spans. This off-line read scan shall completed as rapidly as possible, no pauses between block reads, and any errors encountered shall not be reported to the host. Instead error locations may be logged for future reallocation. If the device is powered-down before the off-line scan is completed, the off-line scan shall resume when the device is again powered up. From power-up, the resumption of the scan shall be delayed the time indicated in the Selective self-test pending time field in the Selective self-test log. During this delay time the pending flag shall be set to one and the active flag shall be set to zero in the Selective self-test log. Once the time expires, the active flag shall be set to one, and the off-line scan shall resume. When the entire media has been scanned, the off-line scan shall terminate, both the pending and active flags shall be cleared to zero, and the off-line data collection status in the SMART READ DATA response shall be set to 02h indicating completion.

During execution of the Selective self-test, the self-test executions time byte in the Device SMART Data Structure may be updated but the accuracy may not be exact because of the nature of the test span segments. For this reason, the time to complete off-line testing and the self-test polling times are not valid. Progress through the test spans is indicated in the selective self-test log.

A hardware or software reset shall abort the Selective self-test except when the pending bit is set to one in the Selective self-test log (see 7.3.7). The receipt of a SMART EXECUTE OFF-LINE IMMEDIATE command with 0Fh, Abort off-line test routine, in the LBA Low register shall abort Selective self-test regardless of where the device is in the execution of the command. If a second self-test is issued while a selective self-test is in progress, the selective self-test is aborted and the newly requested self-test is executed.



7.3.1.7 S.M.A.R.T. Read Log Sector (subcommand D5h)

This command returns the indicated log sector contents to the host. Sector count sepcifies the number of sectors to be read from the specified log. The log transfferred by the drive shall start at the first sector in the specified log, regardless of the sector count requested. Sector nubmer indicates the log sector to be returned as described in the following Table.

Log sector address	Content	
00h	Log directory	RO
01h	SMART error log	RO
02h	Comprehensive SMART error log	RO
04h-05h	Reserved	RO
06h	SMART self-test log	RO
08h	Reserved	RO
09h	Selective self-test log	RW
0Ah-7Fh	Reserved	RO
80h-9Fh	Host vendor specific	R/W
A0h-FFh	Reserved	VS

RO - Log is read only by the host.

R/W - Log is read or written by the host.

VS - Log is vendor specific thus read/write ability is vendor specific.

7.3.1.8 S.M.A.R.T. Write Log Sector (subcommand D6h)

This command writes 512 bytes of data to the specified log sector. The 512 bytes of data are transferred at a command and the LBA Low value shall be set to one. The LBA Low shall be set to specify the log sector address. If a Rea Only log sector is specified, the device returns ABRT error.

7.3.1.9 S.M.A.R.T. Enable Operations (subcommand D8h)

This subcommand enables access to all S.M.A.R.T. capabilities within the device. Prior to receipt of a S.M.A.R.T. Enable Operations subcommand, Attribute Values are neither monitored nor saved by the device. The state of S.M.A.R.T.—either enabled or disabled—will be preserved by the device across power cycles. Once enabled, the receipt of subsequent S.M.A.R.T. Enable Operations subcommands will not affect any of the Attribute Values. Upon receipt of the S.M.A.R.T. Enable Operations subcommand from the host, the device asserts BSY, enables S.M.A.R.T. capabilities and functions, clears BSY, and asserts INTRQ.

7.3.1.10 S.M.A.R.T. Disable Operations (subcommand D9h)

This subcommand disables all S.M.A.R.T. capabilities within the device including the device's attribute auto save feature. After receipt of this subcommand the device disables all S.M.A.R.T. operations. Non self-preserved Attribute Values will no longer be monitored. The state of S.M.A.R.T.—either enabled or disabled—is preserved by the device across power cycles. Note that this subcommand does not preclude the device's power mode attribute auto saving.

Upon receipt of the S.M.A.R.T. Disable Operations subcommand from the host, the device asserts BSY, disables S.M.A.R.T. capabilities and functions, clears BSY, and asserts INTRQ.

After receipt of the device of the S.M.A.R.T. Disable Operations subcommand from the host, all other S.M.A.R.T. subcommands—with the exception of S.M.A.R.T. Enable Operations—are disabled, and invalid and will be aborted by the device—including the S.M.A.R.T. Disable Operations subcommand—returning the error code as specified in Table 7-9: "S.M.A.R.T. Error Codes" on page 30.

Any Attribute Values accumulated and saved to volatile memory prior to receipt of the S.M.A.R.T. Disable Operations command will be preserved in the device's Attribute Data Sectors. If the device is re-enabled, these Attribute Values will be updated, as needed, upon receipt of a S.M.A.R.T. Read Attribute Values or a S.M.A.R.T. Save Attribute Values command.



7.3.1.11 S.M.A.R.T. Return Status (subcommand DAh)

This subcommand is used to communicate the reliability status of the device to the host's request. Upon receipt of the S.M.A.R.T. Return Status subcommand the device asserts BSY, saves any updated Attribute Values to the reserved sector, and compares the updated Attribute Values to the Attribute Thresholds.

If the device does not detect a Threshold Exceeded Condition, or detects a Threshold Exceeded Condition but involving attributes are advisory, the device loads 4Fh into the LBA Mid register, C2h into the LBA High register, clears BSY, and asserts INTRQ.

If the device detects a Threshold Exceeded Condition for prefailure attributes, the device loads F4h into the LBA Mid register, 2Ch into the LBA High register, clears BSY, and asserts INTRQ. Advisory attributes never result in a negative reliability condition.

7.3.1.12 S.M.A.R.T. Enable/Disable Automatic Off-line (subcommand DBh)

This subcommand enables and disables the optional feature that cause the device to perform the set of off-line data collection activities that automatically collect attribute data in an off-line mode and then save this data to the device's nonvolatile memory. This subcommand may either cause the device to automatically initiate or resume performance of its off-line data collection activities or cause the automatic off-line data collection feature to be disabled. This subcommand also enables and disables the off-line read scanning feature that cause the device to perform the entire read scanning with defect real-location as the part of the off-line data collection activities.

The Sector Count register shall be set to specify the feature to be enabled or disabled:

Sector Count 00h Disable Automatic Off-line F8h Enable Automatic Off-line

A value of zero written by the host into the device's Sector Count register before issuing this subcommand shall cause the automatic off-line data collection feature to be disabled. Disabling this feature does not preclude the device from saving attribute values to nonvolatile memory during some other normal operation such as during a power-on, during a power-off sequence, or during an error recovery sequence.

A value of F8h written by the host into the device's Sector Count register before issuing this subcommand shall cause the automatic Off-line data collection feature to be enabled.

Any other non-zero value written by the host into this register before issuing this subcommand is vendor specific and will not change the current Automatic Off-Line Data Collection and Off-line Read Scanning status. However, the device may respond with the error code specified in Table 7-9: "S.M.A.R.T. Error Codes" on page 30.



7.3.2 Device Attribute Data Structure

The following defines the 512 bytes that make up the Attribute Value information. This data structure is accessed by the host in its entirety using the S M A R T. Read Attribute Values subcommand

Byte	Descriptions
0~1	Data structure revision number
2~361	1st - 30th Individual attribute data
362	Off-line data collection status
363	Self-test execution status
364~365	Total time in seconds to complete off-line data collection activity
366	Vendor Specific
367	Off-line data collection capability
368-369	SMART capability
370	Error logging capability 7-1 Reserved 0 1=Device error logging supported
371	Self-test failure check point
372	Short self-test routine recommended polling time(in minutes)
373	Extended self-test routine recommended polling time(in minutes)
374-510	Reserved
511	Data structure checksum

[Table 7-1] Device Attribute Data Structure

7.3.2.1 Data Structure Revision Number

The Data Structure Revision Number identifies which version of this data structure is implemented by the device. This revision number will be set to 0005h. This revision number identifies both the Attribute Value and Attribute Threshold Data structures.



7.3.2.2 Individual Attribute Data Structure

The following defines the 12 bytes that make up the information for each Attribute entry in the Device Attribute Data Structure.

Byte	Descriptions		
0	Attribute ID number 01-FFh		
1~2	Status flag bit 0 (pre-failure/advisory bit) bit 0 = 0 : An attribute value less than or equal to its corresponding attribute threshold indicates an advisory condition where the usage or age of the drvice has exceeded its intended design life period. bit 0 = 1 : An attribute value less than or equal to its corresponding attribute threshold indicates a pre-failure condition where imminent loss of data is being predicted. bit 1 (on-line data collection bit) bit 1 = 0 : Attribute value will be changed during off-line data collection operation. bit 1 = 1 : Attribute value will be changed during normal operation. bit 2 (Performance Attribute bit) bit 3 (Error rate Attribute bit) bit 4 (Event Count Attribute bit) bit 5 (Self-Preserving Attribute bit) bit 5 (Self-Preserving Attribute bit)		
3	Attribute value 01h-FDh *1 00h, FEh, FFh = Not in use 01h = Minimum value 64h = Initial value Fdh = Maximum value		
4	Worst Ever normalized Attribute Value (valid values from 01h-FEh)		
5~10	Raw Attribute Value Attribute specific raw data (FFFFFFh - reserved as saturated value)		
11	Reserved (00h)		
*1 For ID = 199 CRC I	1 For ID = 199 CRC Error Count		

Attribute ID Numbers: Any nonzero value in the Attribute ID Number indicates an active attribute. The device supports following Attribute ID Numbers.

ID	Attribute Name
9	Power-on Hours
12	Power-on Count
175	Program Fail Count (Chip)
176	Erase Fail Count (Chip)
177	Wear Leveling Count
178	Used Reserved Block Count (Chip)
179	Used Reserved Block Count (Total)
180	Unused Reserved Block Count (Total)
181	Program Fail Count (Total)
182	Erase Fail Count (Total)
183	Runtime bad block (Total)
187	Uncorrectable Error Count
190	Temperature Exceed Count
194	Airflow Temperature
195	ECC Rate
198	Off-Line Uncorrectable Error Count
199	CRC Error Count
201	Supercap Status
202	Exception Mode Status



SSD

7.3.2.3 Off-Line Data Collection Status

The value of this byte defines the current status of the off-line activities of the device. Bit 7 indicates an Automatic Off-line Data Collection Status.

Bit 7 Automatic Off-line Data Collection Status

- Automatic Off-line Data Collection is disabled.
- Automatic Off-line Data Collection is enabled. 1

Bits 0-6 represent a hexadecimal status value reported by the device.

Value Definition

- 0 Off-line data collection never started.
- 2 All segments completed without errors. In this case the current segment pointer is equal to the total segments required.
- 3 Off-line activity in progress.
- Off-line data collection is suspended by the interrupting command. 4
- 5 Off-line data collecting is aborted by the interrupting command.
- Off-line data collection is aborted with a fatal error.

7.3.2.4 Self-test execution status

Rit Definition

- Percent Self-test remaining. An approximation of the percent of the self-test routine remaining until completion given in ten 0-3 percent increments. Valid values are 0 through 9.
- Current Self-test execution status.
 - The self-test routine completed without error or has never been run.
 - The self-test routine was aborted by the host.
 - 2 The self-test routine was interrupted by the host with a hard or soft reset.
 - 3 The device was unable to complete the self-test routine due to a fatal error or unknown test error.
 - The self-test routine was completed with an unknown element failure.
 - The self-test routine was completed with an electrical element failure.
 - The self-test routine was completed with a servo element failure. 6
 - The self-test routine was completed with a read element failure.
 - 15 The self-test routine is in progress.

7.3.2.5 Total time in seconds to complete off-line data collection activity

This field tells the host how many seconds the device requires to complete the off-line data collection activity.

7.3.2.6 Current segment pointer

This byte is a counter indicating the next segment to execute as an off-line data collection activity. Because the number of segments is 1, 01h is always returned in this field



7.3.2.7 Off-line data collection capability

Bit Definition

- **0** Execute Off-line Immediate implemented bit
 - S.M.A.R.T. Execute Off-line Immediate subcommand is not implemented
 - 1 S.M.A.R.T. Execute Off-line Immediate subcommand is implemented
- Enable/disable Automatic Off-line implemented bit
 - S.M.A.R.T. Enable/disable Automatic Off-line subcommand is not implemented
 - 1 S.M.A.R.T. Enable/disable Automatic Off-line subcommand is implemented
- 2 Abort/restart off-line by host bit
 - The device will suspend off-line data collection activity after an interrupting command and resume it after a vendor specific event
 - I The device will abort off-line data collection activity upon receipt of a new command Bit Definition
- 3 Off-line Read Scanning implemented bit
 - 0 The device does not support Off-line Read Scanning
 - 1 The device supports Off-line Read Scanning
- 4 Self-test implemented bit
 - 0 Self-test routing is not implemented
 - 1 Self-test routine is implemented
- 5 Reserved (0)
- 6 Selective self-test routine is not implemented
 - Selective self-test routine is not implemented
 - 1 Selective self-test routine is implemented
- 7 Reserved (0)

7.3.2.8 S.M.A.R.T. Capability

This word of bit flags describes the S.M.A.R.T. capabilities of the device. The device will return 03h indicating that the device will save its Attribute Values prior to going into a power saving mode and supports the S.M.A.R.T. ENABLE/DISABLE ATTRIBUTE AUTOSAVE command.

Bit Definition

- **0** Pre-power mode attribute saving capability. If bit = 1, the device will save its Attribute Values prior to going into a power saving mode (Standby or Sleep mode).
- 1 Attribute auto save capability. If bit = 1, the device supports the S.M.A.R.T. ENABLE/ DISABLE ATTRIBUTE AUTOSAVE command
- 2-15 Reserved (0)

7.3.2.9 Error logging capability

Bit Definition

- **7-1** Reserved (0)
- The Error Logging support bit. If bit = 1, the device supports the Error Logging

7.3.2.10 Self-test failure check point

This byte indicates the section of self-test where the device detected a failure.

7.3.2.11 Self-test completion time

These bytes are the minimum time in minutes to complete the self-test.

7.3.2.12 Data Structure Checksum

The Data Structure Checksum is the 2's compliment of the result of a simple 8-bit addition of the first 511 bytes in the data structure.



7.3.3 Device Attribute Thresholds data structure

The following defines the 512 bytes that make up the Attribute Threshold information. This data structure is accessed by the host in its entirety using the S.M.A.R.T. Read Attribute Thresholds. All multibyte fields shown in these data structures follow the ATA/ATAPI-6 specification for byte ordering, that is, that the least significant byte occupies the lowest numbered byte address location in the field.

The sequence of active Attribute Thresholds will appear in the same order as their corresponding Attribute Values.

Byte	Descriptions	
0~1	Data structure revision number	
2~361	1st - 30th Individual attribute data	
362 ~ 379	Reserved	
380 ~ 510	Vendor specific	
511	Data structure checksum	

[Table 7-2] Device Attribute Thresholds Data Structure

7.3.3.1 Data Structure Revision Number

This value is the same as the value used in the Device Attributes Values Data Structure.

7.3.3.2 Individual Thresholds Data Structure

The following defines the 12 bytes that make up the information for each Threshold entry in the Device Attribute Thresholds Data Structure. Attribute entries in the Individual Threshold Data Structure are in the same order and correspond to the entries in the Individual Attribute Data Structure.

Byte	Descriptions
0	Attribute ID Number (01h to FFh)
1	Attribute Threshold (for comparison with Attribute Values from 00h to FFh) 00h - "always passing" threshold value to be used for code test purposes 01h - minimum value for normal operation FDh - maximum value for normal operation FEh - invalid for threshold value FFh - "always failing" threshold value to be used for code test purposes
2~11	Reserved (00h)

7.3.3.3 Attribute ID Numbers

Attribute ID Numbers supported by the device are the same as Attribute Values Data Structures.

7.3.3.4 Attribute Threshold

These values are preset at the factory and are not meant to be changeable. However, the host might use the "S.M.A.R.T. Write Attribute Threshold" sub-command to override these preset values in the Threshold sectors.

7.3.3.5 Data Structure Checksum

The Data Structure Checksum is the 2's compliment of the result of a simple 8-bit addition of the first 511 bytes in the data structure.



7.3.4 S.M.A.R.T. Log Directory

The following defines the 512 bytes that make up the S.M.A.R.T. Log Directory. The S.M.A.R.T. Log Directory is on S.M.A.R.T. Log Address zero and is defined as one sector long.

Byte	Descriptions
0~1	S.M.A.R.T. Logging Version
2	Number of sectors in the log at log address 1
3	Reserved
4	Number of sectors in the log at log address 2
5	Reserved
510	Number of sectors in the log at log address 255
511	Reserved

[Table 7-3] S.M.A.R.T. Log Directory

The value of the S.M.A.R.T. Logging Version word shall be 01h. The logs at log addresses 80-9Fh are defined as 16 sectors long.

7.3.5 S.M.A.R.T. error log sector

The following defines the 512 bytes that make up the S.M.A.R.T. error log sector. All multibyte fields shown in these data structures follow the ATA/ATAPI-6 specifications for byte ordering.

Byte	Descriptions
0	S.M.A.R.T. error log version
1	Error log pointer
2-91	1st error log data structure
92-181	2nd error log data structure
182-271	3rd error log data structure
272-361	4th error log data structure
362-451	5th error log data structure
452-453	Device error count
454-510	Reserved
511	Data structure checksum

[Table 7-4] S.M.A.R.T. error log sector

7.3.5.1 S.M.A.R.T. error log version

This value is set to 01h.

7.3.5.2 Error log pointer

This points to the most recent error log data structure. Only values 1 through 5 are valid.

7.3.5.3 Device error count

This field contains the total number of errors. The value will not roll over.



7.3.5.4 Error log data structure

The data format of each error log structure is shown below.

Byte	Descriptions
n ~ n+11	1st command data structure
n+12 ~ n+23	2nd command data structure
n+24 ~ n+35	3rd command data structure
n+36 ~ n+47	4th command data structure
n+48 ~ n+59	5th command data structure
n+60 ~ n+89	Error data structure

[Table 7-5] Error log data structure

7.3.5.5 Command data structure

Data format of each command data structure is shown below.

Byte	Descriptions
n	Content of the Device Control register when the Command register was written
n+1	Content of the Features Control register when the Command register was written
n+2	Content of the Sector Count Control register when the Command register was written
n+3	Content of the LBA Low register when the Command register was written
n+4	Content of the LBA Mid register when the Command register was written
n+5	Content of the LBA High register when the Command register was written
n+6	Content of the Device/Head register when the Command register was written
n+7	Content written to the Command register
n+8	Timestamp
n+9	Timestamp
n+10	Timestamp
n+11	Timestamp

[Table 7-6] Command data structure

Timestamp shall be the time since power-on in milliseconds when command acceptance occurred. This timestamp may wrap around.



7.3.5.6 Error data structure

Data format of error data structure is shown below.

Byte	Descriptions
n	Reserved
n+1	Content written to the Error register after command completion occurred.
n+2	Content written to the Sector Count register after command completion occurred.
n+3	Content written to the LBA Low register after command completion occurred.
n+4	Content written to the LBA Mid register after command completion occurred.
n+5	Content written to the LBA High register after command completion occurred.
n+6	Content written to the Device/Head register after command completion occurred.
n+7	Content written to the Status register after command completion occurred.
n+8 - n+26	Extended error information
n+27	State
n+28	Life Timestamp (least significant byte)
n+29	Life Timestamp (most significant byte)

[Table 7-7] Error data structure

Extended error information will be vendor specific.

State field contains a value indicating the device state when command was issued to the device.

Value	State
x0h	Unknown
x1h	Sleep
x2h	Standby
x3h	Active/Idle with BSY cleared to zero
x4h	Executing SMART off-line or self-test
x5h-xAh	Reserved
xBh-xFh	Vendor unique

The value of x is vendor specific and may be different for each state.



7.3.6 Self-test log structure

The following defines the 512 bytes that make up the Self-test log sector.

Byte	Byte
0~1	Data structure revision
n*24+2	Self-test number
n*24+3	Self-test execution status
n*24+4~n*24+5	Life timestamp
n*24+6	Self-test failure check point
n*24+7~n*24+10	LBA of first failure
n*24+11~n*24+25	Vendor specific
506~507	Vendor specific
508	Self-test log pointer
509~510	Reserved
511	Data structure checksum

[Table 7-8] Self-test log data structure

Note: N is 0 through 20

The data structure contains the descriptor of the Self-test that the device has performed. Each descriptor is 24 bytes long and the self-test data structure is capable to contain up to 21 descriptors. After 21 descriptors has been recorded, the oldest descriptor will be overwritten with the new descriptor. The self-test log pointer points to the most recent descriptor. When there is no descriptor, the value is 0. When there are descriptor(s), the value is 1 through

7.3.7 Selective self-test log data structure

The Selective self-test log is a log that may be both written and read by the host. This log allows the host to select the parameters for the self-test and to monitor the progress of the self-test. The following table defines the contents of the Selective self-test log which is 512 bytes long. All multi-byte fields

shown in these data structures follow the specifications for byte ordering

Byte	Description	Read/Write
0-1	Data structure revision	R/W
2-9	Starting LBA for test span 1	R/W
10-17	Ending LBA for test span 1	R/W
18-25	Starting LBA for test span 2	R/W
26-33	Ending LBA for test span 2	R/W
34-41	Starting LBA for test span 3	R/W
42-49	Ending LBA for test span 3	R/W
50-57	Starting LBA for test span 4	R/W
58-65	Ending LBA for test span 4+	R/W
66-73	Starting LBA for test span 5	R/W
74-81	Ending LBA for test span 5	R/W
82-337	Reserved	Reserved
338-491	Vendor specific	Vendor specific
492-499	Current LBA under test	Read
500-501	Current span under test	Read
502-503	Feature flags	R/W
504-507	Vendor Specific	Vendor specific
508-509	Selective self test pending time	R/W
510	Reserved	Reserved
511	Data structure checksum	R/W



7.3.8 Error reporting

The following table shows the values returned in the Status and Error Registers when specific error conditions are encountered by a device.

Error condition	Status Register	Error Register
A S.M.A.R.T. FUNCTION SET command was received by the device without the required key being loaded into the LBA High and LBA Mid registers.	51h	04h
A S.M.A.R.T. FUNCTION SET command was received by the device with a subcommand value in the Features Register that is either invalid or not supported by this device.	51h	04h
A S.M.A.R.T. FUNCTION SET command subcommand other than S.M.A.R.T. ENABLE OPERATIONS was received by the device while the device was in a "S.M.A.R.T. Disabled" state.	51h	04h
The device is unable to read its Attribute Values or Attribute Thresholds data structure	51h	10h or 04h
The device is unable to write to its Attribute Values data structure.	51h	10h or 40h

[Table 7-9] SMART Error Codes



8.0 00B signaling and Phy Power State

8.1 00B signaling

8.1.1 00B signal spacing

There shall be three Out Of Band (OOB) signals used/detected by the Phy: COMRESET, COMINIT, and COMWAKE. Each burst is followed by idle periods (at common-mode levels), having durations as depicted in following Figure and Table. The COMWAKE OOB signaling is used to bring the Phy out

of a power-down state (Partial or Slumber)

Time	Value
T1	106.7 ns
T2	320 ns

8.2 Phy Power State

8.2.1 COMRESET sequence state diagram

8.2.2 Interface Power States

8.2.2.1 PHYRDY

The Phy logic and main PLL are both on and active. The interface is synchronized and capable of receiving and sending data.

8.2.2.2 Partial

The Phy logic is powered, but is in a reduced power state. Both signal lines on the interface are at a neutral logic state (common mode voltage). The exit latency from this state shall be no longer than 10 us.

8.2.2.3 Slumber

The Phy logic is powered but is in a reduced power state. The exit latency from this state shall be no longer than 10 ms.

8.2.3 Partial/Slumber to PHYRDY

8.2.3.1 Host Initiated

The host may initiate a wakeup from the Partial or Slumber states by entering the power-on sequence at the "Host COMWAKE" point in the state machine. Calibration and speed negotiation is bypassed since it has already been performed at power-on and system performance depends on quick resume latency. The device, therefore, shall transmit ALIGNP primitives at the speed determined at power-on.

8.2.3.2 Device Initiated

The device may initiate a wakeup from the Partial or Slumber states by entering the power-on sequence at the "Device COMWAKE" point in the state machine. Calibration and speed negotiation is bypassed since it has already been performed at power-on and system performance depends on quick resume latency. The device, therefore, shall transmit ALIGNP primitives at the speed determined at power-on.



8.2.4 PHYRDY to Partial/Slumber

8.2.4.1 Host Initiated for Partial


8.2.4.2 Device Initiated for Partial

*For Slumber, the same sequence applies except PMREQ_PP is replaced with PMREQ_SP and Partial is replaced with Slumber.

9.0 Super Cap Operation

9.1 Time to Ready

SSD gives drive ready signal after finishing FTL OPEN period, but after power on needs SSD 65 sec(Max.) to charge fully super cap. SSD will move to operating mode status from protection mode status with super cap on after 65sec. SSD works to cache on(write back) in operating mode protected by supercap while working to cache off(write through) on protection mode status. SSD will work as protection mode on SPOR.



9.2 DATA Recovery in Sudden Power Off

If power interruption is detected, SSD dumps all cached data and meta data to NAND Flash. SSD could protect even the data in DRAM from sudden power off while SSD is used with write cache on. Commonly, data is protected during all of operation period.



10.0 SATA II Optional Feature

10.1 Power Segment Pin P11

Pin P11 of the power segment of the device connector may be used by the device to provide the host with an activity indication and it may be used by the host to indicate whether staggered spinup should be used. To accomplish both of these goals, pin P11 acts as an input from the host to the device prior to PHYRDY for staggered spin-up control and then acts as an output from the device to the host after PHYRDY for activity indication. The activity indication provided by pin P11 is primarily for use in backplane applications.

A host may only support one pin P11 feature, either receiving activity indication or staggered spin-up disable control. If a host supports receiving activity indication via pin P11, then the host shall not use pin P11 to disable staggered spin-up. If a host does not support receiving activity indication via pin P11, then the host may use pin P11 to disable staggered spin-up.

10.2 Activity LED indication

The signal provides for activity indication is a low-voltage low-current driver intended for efficient integration into present and future IC manufacturing processes. The signal is NOT suitable for directly driving an LED and must first be buffered using a circuit external to the drive before driving an LED.

10.3 Asynchronous Signal Recovery

Phys may support asynchronous signal recovery for those applications where the usage model of device insertion into a receptacle does not apply. When signal is lost, both the host and the device may attempt to recover the signal. A host or device shall determine loss of signal as represented by a transition from PHYRDY to PHYRDYn, which is associated with entry into states LSI: NoCommErr or LS2:NoComm within the Link layer. Note that negation of PHYRDY does not always constitute a loss of signal. Recovery of the signal is associated with exit from state LS2:NoComm. If the device attempts to recover the signal before the host by issuing a COMINIT, the device shall return its signature following completion of the OOB sequence which included COMINIT. If a host supports asynchronous signal recovery, when the host receives an unsolicited COMINIT, the host shall issue a COMRESET to the device. When a COMRESET is sent to the device in response to an unsolicited COMINIT, the host shall set the Status register to 7Fh and shall set all other Shadow Command Block Registers to FFh. When the COMINIT is received in response to the COMRESET which is associated with entry into state HP2B:HR AwaitNoCOMINIT, the Shadow Status register value shall be updated to either FFh or 80h to reflect that a device is attached.





11.0 Identify Device Data

Word 100GB General information 0	
1 3FFFh Number of logical cylinders 2 C837h Specific configuration 3 0010h Number of logical leads 4 - 5 0000h Retired 6 003Fh Number of logical sectors per logical track 7 - 8 0000h Retired 9 0000h Retired 20 - 21 0000h Retired 22 - 0000h Obsolete 23 - 26 XXXXh Firmware revision(8 ASCII characters) 27 - 46 XXXXh Model number 47 8008h Number of sectors on multiple commands - 8 sectors support 48 4000h Trusted computing features 49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical sectors per track 57 FC10h 58 00FBh	
2 C837h Specific configuration 3 0010h Number of logical heads 4 - 5 0000h Retired 6 003Fh Number of logical sectors per logical track 7 - 8 0000h Retired 9 0000h Retired 10 - 19 XXXXXh Serial number(20 ASCII characters) 20 - 21 0000h Retired 22 - 20 0000h Petired 23 - 26 XXXXh Firmware revision(8 ASCII characters) 27 - 46 XXXXh Model number 47 8008h Number of sectors on multiple commands - 8 sectors support 48 4000h Trusted computing features 49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 3007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical sectors set track 67 FC10h	
3	
4 - 5 0000h Retired 6 0037h Number of logical sectors per logical track 7 - 8 0000h Reserved 9 0000h Retired 10 - 19 XXXXh Serial number(20 ASCII characters) 20 - 21 0000h Retired 22 0000h Obsolete 23 - 26 XXXXh Firmware revision(8 ASCII characters) 27 - 46 XXXXh Model number 47 8008h Number of sectors on multiple commands - 8 sectors support 48 4000h Trusted computing features 49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Number of current logical cylinders 55 0010h Number of current logical sectors per track 57 FC10h Current capacity in sectors 59 0108h Multiplie sector setting - 8 sectors support 60 2230h Maximum user LBA 61 0BA5h	
6 003Fh Number of logical sectors per logical track 7 - 8 0000h Reserved 9 0000h Restired 10 - 19 XXXXh Serial number(20 ASCII characters) 20 - 21 0000h Restired 22 0000h Obsolete 23 - 26 XXXXh Model number 47 8008h Number of sectors on multiple commands - 8 sectors support 48 4000h Trusted computing features 49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical sectors per track 57 FC10h 58 00FBh 59 0108h Multiple sector setting - 8 sectors support 60 2230h Maximum user LBA 61 0BASh Maximum user LBA 62 0000h <	
7 - 8 0000h Reserved 9 0000h Retired 10 - 19 XXXXh Serial number(20 ASCII characters) 20 - 21 0000h Retired 22 0000h Obsolete 23 - 26 XXXXh Firmware revision(8 ASCII characters) 27 - 46 XXXXXh Model number 47 8008h Number of sectors on multiple commands - 8 sectors support 48 4000h Trusted computing features 49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Milityle sector setting - 8 sectors support 60 2230h Maximum user LBA 61 0BASh	
9 0000h Retired 10 -19 XXXXXh Serial number(20 ASCII characters) 20 - 21 0000h Obsolete 22 0000h Obsolete 23 - 26 XXXXXh Firmware revision(8 ASCII characters) 27- 46 XXXXXh Model number 47 8008h Number of sectors on multiple commands - 8 sectors support 48 4000h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical pleads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Outlies Multiple sector setting - 8 sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Mill-word DMA transfer 64 0003h Flow control PIO	
10 -19	
20 - 21	
22 0000h Obsolete 23 - 26 XXXXh Firmware revision(8 ASCII characters) 27 - 46 XXXXh Model number 47 8008h Number of sectors on multiple commands - 8 sectors support 48 4000h Trusted computing features 49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h 58 00FBh 59 0108h Multiple sector setting - 8 sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65	
23 - 26 XXXXh Firmware revision(8 ASCII characters) 27 - 46 XXXXh Model number 47 8008h Number of sectors on multiple commands - 8 sectors support 48 4000h Trusted computing features 49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Current capacity in sectors 59 0108h Multiple sector setting - 8 sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer roycle time per word	
27- 46 XXXXh Model number 47 8008h Number of sectors on multiple commands - 8 sectors support 48 4000h Trusted computing features 49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 59 0108h Multiple sector setting - 8 sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Minimum PIO transfer cycle time without flow control	
47 8008h Number of sectors on multiple commands - 8 sectors support 48 4000h Trusted computing features 49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Current capacity in sectors 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY	
48 4000h Trusted computing features 49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical vylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Current capacity in sectors 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Minimum PIO transfer cycle time with IORDY flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved	
49 2F00h Capabilities 50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Current capacity in sectors 59 0108h Multiple sector setting - 8sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time without flow control 69 - 74 0000h Reserved	
50 4000h Capabilities 51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Multiple sector setting - 8 sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
51 - 52 0200h Obsolete 53 0007h Reserved 54 3FFh Number of current logical cylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Current capacity in sectors 59 0108h Multiple sector setting - 8sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Minimum PIO transfer cycle time without flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
53 0007h Reserved 54 3FFFh Number of current logical cylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Multiple sector setting - 8sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
54 3FFFh Number of current logical cylinders 55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Multiple sector setting - 8sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
55 0010h Number of current logical heads 56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Current capacity in sectors 59 0108h Multiple sector setting - 8sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
56 003Fh Number of current logical sectors per track 57 FC10h Current capacity in sectors 58 00FBh Current capacity in sectors 59 0108h Multiple sector setting - 8sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
57 FC10h Current capacity in sectors 58 00FBh Current capacity in sectors 59 0108h Multiple sector setting - 8sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
Current capacity in sectors 59 0108h Multiple sector setting - 8sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
59 0108h Multiple sector setting - 8sectors support 60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
60 2230h Maximum user LBA 61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
61 0BA5h Maximum user LBA 62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
62 0000h Obsolete 63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
63 0007h Multi-word DMA transfer 64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
64 0003h Flow control PIO transfer modes supported 65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
65 0078h Minimum Multiword DMA transfer cycle time per word 66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
66 0078h Manufacturer's recommended Multiword DMA transfer cycle time per word 67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
67 0078h Minimum PIO transfer cycle time without flow control 68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
68 0078h Minimum PIO transfer cycle time with IORDY flow control 69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
69 - 74 0000h Reserved 75 001Fh 32 queue depth 76 0506h Support NCQ	
75 001Fh 32 queue depth 76 0506h Support NCQ	
76 0506h Support NCQ	
1 77 DOOOL Decembed for finiture Conict ATA definitions	
77 0000h Reserved for future Serial ATA definition	
Serial ATA features supported Non-zero buffer offsets in DMA setup FIS - support DMA setup auto-activate optimization - support Initiating interface power management - not support	
79 0044h Serial ATA features enabled	
80 01FCh Major version number	
81 0028h Minor version number	
82 746Bh Command set supported	
83 7D01h Command set supported - Automatic acoustic management feature - not support	
84 6163h Command set/feature supported extension	
85 7469h Command set enabled	
86 BC01h Command set/feature enabled	



Word	100GB	Description
87	6163h	Command set/feature default
88	407Fh	Ultra DMA mode 6 is selected
89	0001h	Time required for security erase unit completion
90	0001h	Time required for Enhanced security erase complete
91	0000h	Current advanced power management value
92	FFFEh	Master Password Revision Code
93	0000h	Hardware reset result
94	0000h	Current automatic acoustic management value - not support
95-99	0000h	Reserved
100	2230h	Maximum user LBA
101	0BA5h	Maximum user LBA
102-103	0000h	Maximum user LBA
104-105	0000h	Compliant with IDEMA Standard
106	4000h	Compliant with IDEMA Standard
107	0000h	Compliant with IDEMA Standard
108-111	XXXXh	Reserved for World Wide Name
112-115	0000h	Reserved
116-118	0000h	Compliant with IDEMA Standard
		Compliant with IDEMA Standard
119-120	401Eh	- Write, read, verify feature set - support
101 100	2222	- Read log dma ext, write log dma ext - support
121-126	0000h	Compliant with IDEMA Standard
127	0000h	Removable Media Status Notification feature set supported
128	0021h	Security status
129-159	0000h	Reserved
160	0000h	CFA power mode1
161-167	0000h	Reserved
168	0003h	Reserved
169-175	0000h	Reserved
176-205	0000h	Current media serial number
206	003Fh	SCT command transport support
207 - 208	0000h	Reserved
209	4000h	Init value
210 - 216	0000h	Reserved
217	0001h	Non-rotating Media Device
218-221	0000h	Reserved
222	101Fh	Support SATA Rev 2.6, SATA Rev 2.5, SATA II: Extensions, SATA 1.0a, ATA8
223-234	0000h	Reserved
235	0080h	Maximum number of 512 byte data blocks per DOWNLOAD MICROCODE cmd for mode 03h
236-254	0000h	Reserved
255	E8A5h	Integrity word



12.0 Ordering Information

1. Module: M

2. Card: C

3~4. Flash Density

5. Feature

E:SSD

6~8. SSD Density

9. SSD Type

5: 2.5" Formfator

10. Component Generation

11. Flash Package

12. PCB Revision AND Production Site

13. "-"

14. Packing Type

15~16 Controller

17~18. Customer Grade

13.0 Product Line up

Part Number	Density	Туре	Remark
MCB4E50G5MXP-0VB	50GB	2.5"	
MCCOE1HG5MXP-0VB	100GB	2.5"	

