- 16 STAGE BINARY COUNTER
- LOW SYMMETR. OUTPUT RESISTANCE, TYPICALLY $100 \Omega$ at $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$
- OSCILLATOR FREQUENCY RANGE : DC to 100 KHz
- AUTO OR MASTER RESET DISABLES OSCILLATOR DURING RESET TO REDUCE POWER DISSIPATION
- OPERATES WITH VERY SLOW CLOCK RISE AND FALL TIMES
- BUILT-IN LOW-POWER RC OSCILLATOR
- EXTERNAL CLOCK (applied to pin 3) CAN BE USED INSTEAD OF OSCILLATOR
- OPERATES AS $2^{n}$ FREQUENCY DIVIDER OR AS A SINGLE-TRANSITION TIMER
- Q/Q SELECT PROVIDES OUTPUT LOGIC LEVEL FLEXIBILITY
- CAPABLE OF DRIVING SIX LOW POWER TTL LOADS, THREE LOW POWER SCHOTTKY LOADS, OR SIX HTL LOADS OVER THE RATED TEMP. RANGE
- 5V, 10V AND 15 V PARAMETRIC RATINGS
- 100\% TESTED FOR QUIESCENT CURRENT AT 20V
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"


ORDER CODES

| PACKAGE | TUBE | T \& R |
| :---: | :---: | :---: |
| DIP | HCF4541BEY |  |
| SOP | HCF4541BM1 | HCF4541M013TR |

## DESCRIPTION

The HCF4541B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. This device is composed of a 16-stages binary counter, an oscillator controlled by 2 external resistors and a capacitor, an output control logic and an automatic power-on reset circuit. The counter varies on positive-edge clock transition and it can be cleared by the MASTER RESET input. The output from this timer is the Q or $\overline{\mathrm{Q}}$ output from the 8th, 13th, or 16th counter stage. The choice of the stage depends on the time

## PIN CONNECTION


select inputs $A$ or $B$ (see frequency selection table). The output is available in one of the two modes that can be selected via the MODE input pin 10 (see truth table). The output turns out as a continuos square wave, with a frequency equal to the oscillator frequency divided by $2^{\mathrm{N}}$ when this MODE input is a logic " 1 ". When it is a logic " 0 " and after a MASTER RESET is started, and Q output has been selected, the output goes up to a high state after $2^{\mathrm{N}-1}$ counts. It remains in that state till another MASTER RESET pulse is apply or the mode input is a logic "1". The process starts by setting the AUTO RESET input (pin 5) to logic INPUT EQUIVALENT CIRCUIT

" 0 " and switching power on. If pin 5 is set to logic "1", the AUTO RESET circuit is not enabled and counting cannot start till a positive MASTER RESET pulse is applied, returning to a low level. The AUTO RESET consumes a remarkable amount of power and should not be used if low power operation is wanted. The frequency of the oscillator depends on the RC network. It can be calculated using the following formula:
$\mathrm{f}=1 / 2.3 \mathrm{R}_{\mathrm{TC}} \mathrm{C}_{\mathrm{TC}}$
where $f$ is between 1 KHz and 100 KHz and $R S \geq$ $10 \mathrm{~K} \Omega$ and $\approx 2 \mathrm{R}_{\text {TC }}$
PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 12,13 | $\mathrm{~A}, \mathrm{~B}$ | Time Select Input |
| 4,11 | NC | Not Connected |
| 1,2 | $\mathrm{R}_{\mathrm{TC}}, \mathrm{C}_{\mathrm{TC}}$ | External Resistor, Capaci- <br> tor Connection |
| 3 | $\mathrm{R}_{\mathrm{S}}$ | External Resistor Con- <br> nection or External Clock <br> Input |
| 5 | AR | Auto Reset Input |
| 6 | MR | Master Reset Input |
| 10 | MODE | Mode Select Input |
| 9 | Q/Q <br> SELECT | Output Selector |
| 8 | Q | Output |
| 7 | $\mathrm{~V}_{\mathrm{SS}}$ | Negative Supply Voltage |
| 14 | $\mathrm{~V}_{\mathrm{DD}}$ | Positive Supply Voltage |

## RC OSCILLATOR CIRCUIT



FUNCTIONAL DIAGRAM


FREQUENCY SELECTION TABLE

| A | B | N. of Stages $\mathbf{N}$ | Count 2 $^{\mathbf{N}}$ |
| :---: | :---: | :---: | :---: |
| L | L | 13 | 8192 |
| L | H | 10 | 1024 |
| H | L | 8 | 256 |
| H | H | 16 | 65536 |

TRUTH TABLE

| PIN | STATE |  |
| :---: | :---: | :---: |
|  | L | H |
| 5 | Auto Reset On | Auto Reset Disable |
| 6 | Master Reset Off | Master Reset On |
| 9 | Output Initially Low <br> After Reset (Q) | Output Initially High <br> After Reset (Q) |
| 10 | Single Transition Mode | Recycle Mode |

## LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | -0.5 to +22 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{I}}$ | DC Input Current | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation per Package | 200 | mW |
|  | Power Dissipation per Output Transistor | 100 | mW |
| $\mathrm{~T}_{\mathrm{op}}$ | Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
All voltage values are referred to $\mathrm{V}_{\mathrm{SS}}$ pin voltage.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3 to 20 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | 0 to $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{T}_{\mathrm{op}}$ | Operating Temperature | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |

## DC SPECIFICATIONS

| Symbol | Parameter | Test Condition |  |  |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{1} \\ (V) \end{gathered}$ | $v_{0}$ <br> (V) | $\begin{gathered} \\| \mathrm{ll} \mid \\ (\mu \mathrm{A}) \end{gathered}$ | $V_{D D}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| $I_{L}$ | Quiescent Current | 0/5 |  |  | 5 |  | 0.04 | 5 |  | 150 |  | 150 | $\mu \mathrm{A}$ |
|  |  | 0/10 |  |  | 10 |  | 0.04 | 10 |  | 300 |  | 300 |  |
|  |  | 0/15 |  |  | 15 |  | 0.04 | 20 |  | 600 |  | 600 |  |
|  |  | 0/20 |  |  | 20 |  | 0.08 | 100 |  | 3000 |  | 3000 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | 0/5 |  | <1 | 5 | 4.95 |  |  | 4.95 |  | 4.95 |  | V |
|  |  | 0/10 |  | <1 | 10 | 9.95 |  |  | 9.95 |  | 9.95 |  |  |
|  |  | 0/15 |  | <1 | 15 | 14.95 |  |  | 14.95 |  | 14.95 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | 5/0 |  | $<1$ | 5 |  | 0.05 |  |  | 0.05 |  | 0.05 | V |
|  |  | 10/0 |  | <1 | 10 |  | 0.05 |  |  | 0.05 |  | 0.05 |  |
|  |  | 15/0 |  | <1 | 15 |  | 0.05 |  |  | 0.05 |  | 0.05 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 0.5/4.5 | <1 | 5 | 3.5 |  |  | 3.5 |  | 3.5 |  | V |
|  |  |  | 1/9 | <1 | 10 | 7 |  |  | 7 |  | 7 |  |  |
|  |  |  | 1.5/13.5 | <1 | 15 | 11 |  |  | 11 |  | 11 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  | 4.5/0.5 | <1 | 5 |  |  | 1.5 |  | 1.5 |  | 1.5 | V |
|  |  |  | 9/1 | <1 | 10 |  |  | 3 |  | 3 |  | 3 |  |
|  |  |  | 13.5/1.5 | <1 | 15 |  |  | 4 |  | 4 |  | 4 |  |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Drive Current | 0/5 | 2.5 | <1 | 5 | -1.55 | -3.1 |  | -1.08 |  | -1.08 |  | mA |
|  |  | 0/5 | 4.6 | <1 | 5 | -5 | -10 |  | -3 |  | -4.1 |  |  |
|  |  | 0/10 | 9.5 | <1 | 10 | -4 | -8 |  | -3.3 |  | -3.3 |  |  |
|  |  | 0/15 | 13.5 | <1 | 15 | -10 | -20 |  | -8.4 |  | -8.4 |  |  |
| ${ }_{\text {IOL }}$ | Output Sink Current | 0/5 | 0.4 | <1 | 5 | 1.55 | 3.1 |  | 1.08 |  | 1.08 |  | mA |
|  |  | 0/10 | 0.5 | <1 | 10 | 4 | 8 |  | 3.3 |  | 3.3 |  |  |
|  |  | 0/15 | 1.5 | <1 | 15 | 10 | 20 |  | 8.4 |  | 8.4 |  |  |
| 1 | Input Leakage Current | 0/18 | Any Input |  | 18 |  | $\pm 10^{-5}$ | $\pm 0.1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance |  | Any Inp |  |  |  | 5 | 7.5 |  |  |  |  | pF |

The Noise Margin for both " 1 " and " 0 " level is: 1 V min. with $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, 2 V min. with $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, 2.5 \mathrm{~V}$ min. with $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$

HCF4541B

DYNAMIC ELECTRICAL CHARACTERISTICS $\left(T_{a m b}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{~K} \Omega, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}\right)$

| Symbol | Parameter | Test Condition |  | Value (*) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ |  | Min. | Typ. | Max. |  |
| $\begin{gathered} \left(2^{8}\right) \\ \mathrm{t}_{\text {PHL }} \mathrm{t}_{\text {PLH }} \end{gathered}$ | Propagation Delay Time (CLOCK to Q) | 5 |  |  | 3.5 | 10.5 | $\mu \mathrm{s}$ |
|  |  | 10 |  |  | 1.25 | 3.8 |  |
|  |  | 15 |  |  | 0.9 | 2.9 |  |
| $\left(2^{16}\right)$ <br> tphL $\mathrm{t}_{\mathrm{PLH}}$ | Propagation Delay Time (CLOCK to Q) | 5 |  |  | 6 | 18 | $\mu \mathrm{s}$ |
|  |  | 10 |  |  | 3.5 | 10 |  |
|  |  | 15 |  |  | 2.5 | 7.5 |  |
| $\mathrm{t}_{\mathrm{THL}}$ | Transition Time | 5 |  |  | 100 | 200 | ns |
|  |  | 10 |  |  | 50 | 100 |  |
|  |  | 15 |  |  | 40 | 80 |  |
| $\mathrm{t}_{\text {TLH }}$ | Transition Time | 5 |  |  | 180 | 360 | ns |
|  |  | 10 |  |  | 90 | 180 |  |
|  |  | 15 |  |  | 65 | 130 |  |
|  | Master Reset, Clock Pulse Width | 5 |  | 900 | 300 |  | ns |
|  |  | 10 |  | 300 | 100 |  |  |
|  |  | 15 |  | 225 | 85 |  |  |
| ${ }^{\text {f CL }}$ | Maximum Clock Pulse Input Frequency | 5 |  |  | 1.5 |  | MHz |
|  |  | 10 |  |  | 4 |  |  |
|  |  | 15 |  |  | 6 |  |  |
| $\mathrm{tr}_{\mathrm{r},} \mathrm{t}_{\mathrm{f}}$ | Maximum Clock Pulse Input Rise or Fall Time | 5 |  | Unlimited |  |  |  |
|  |  | 10 |  |  |  |  | $\mu \mathrm{s}$ |
|  |  | 15 |  |  |  |  |  |

$\left(^{*}\right)$ Typical temperature coefficient for all $\mathrm{V}_{\mathrm{DD}}$ value is $0.3 \% /{ }^{\circ} \mathrm{C}$.
DIGITAL TIMER APPLICATION


A positive MASTER RESET pulse clears the counter and latch. The Output goes high and keeps up till the number of pulses, selected by A and $B$, are counted. This circuit is retriggerable and is as accurate as the input frequency. If a
more accurate circuit is desired, an external clock can be used on pin 3. A set-up time equal to the width of the one shot output is required immediately following initial power up, during which time the output will be high

## TEST CIRCUIT


$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ or equivalent (includes jig and probe capacitance)
$R_{L}=200 \mathrm{~K} \Omega$
$\mathrm{R}_{\mathrm{T}}=\mathrm{Z}_{\mathrm{OUT}}$ of pulse generator (typically $50 \Omega$ )

## Plastic DIP-14 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 1.39 |  | 1.65 | 0.055 |  | 0.065 |
| b |  | 0.5 |  |  | 0.020 |  |
| b1 |  | 0.25 |  |  | 0.010 |  |
| D |  |  | 20 |  | 0.335 |  |
| E |  | 2.54 |  |  | 0.100 |  |
| e |  | 15.24 |  |  |  |  |
| e3 |  |  | 7.1 |  |  | 0.2800 |
| F |  |  | 5.1 |  | 0.130 |  |
| I |  | 3.3 |  |  |  | 0.201 |
| L |  |  | 2.54 | 0.050 |  | 0.100 |
| Z | 1.27 |  |  |  |  |  |



## SO-14 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.75 |  |  | 0.068 |
| a1 | 0.1 |  | 0.2 | 0.003 |  | 0.007 |
| a2 |  |  | 1.65 |  |  | 0.064 |
| b | 0.35 |  | 0.46 | 0.013 |  | 0.018 |
| b1 | 0.19 |  | 0.25 | 0.007 |  | 0.010 |
| C |  | 0.5 |  |  | 0.019 |  |
| c1 | $45^{\circ}$ (typ.) |  |  |  |  |  |
| D | 8.55 |  | 8.75 | 0.336 |  | 0.344 |
| E | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 7.62 |  |  | 0.300 |  |
| F | 3.8 |  | 4.0 | 0.149 |  | 0.157 |
| G | 4.6 |  | 5.3 | 0.181 |  | 0.208 |
| L | 0.5 |  | 1.27 | 0.019 |  | 0.050 |
| M |  |  | 0.68 |  |  | 0.026 |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
© http://www.st.com

