

## STB21NK50Z

## N-channel 500 V, 0.23 Ω, 17 A, D<sup>2</sup>PAK Zener-protected superMESH™ Power MOSFET

### Features

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub> max	ID	Pw
STB21NK50Z	500 V	< 0.27 Ω	17 A	190 W

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability

## Applications

- Switching applications
  - Automotive

## Description

The SuperMESH<sup>™</sup> series is obtained through an extreme optimization of ST's well established strip-based PowerMESH<sup>™</sup> layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications.





Figure 1. Internal schematic diagram



### Table 1. Device summary

Order code	Marking	Package	Packaging
STB21NK50Z	21NK50Z	D <sup>2</sup> PAK	Tape and reel

September 2008	Sei	otemb	er 2008	
----------------	-----	-------	---------	--

## Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Packaging mechanical data1	1
6	Revision history1	12



## 1 Electrical ratings

Table 2.	Absolute	maximum	ratings
	Abounde	maximum	runigo

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage ( $V_{GS} = 0$ )	500	V
V <sub>GS</sub>	Gate-source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	17	А
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> =100 °C	10.71	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	68	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	190	W
	Derating Factor	1.51	W/°C
Vesd(G-S)	G-S ESD (HBM C=100 pF, R=1.5 kΩ)	6000	V
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	V/ns
T <sub>stg</sub>	Storage temperature	-55 to 150	°C
TJ	Max operating junction temperature	150	°C

1. Pulse width limited by safe operating area

2. I\_{SD}  $\,\leq\,$  17 A, di/dt  $\,\leq\,$  200 A/µs,V\_{DD}  $\,\leq\,$  V\_{(BR)DSS}, T\_{J}  $\,\leq\,$  T\_{JMAX}

Symbol Parameter		Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.66	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W
Τ <sub>Ι</sub>	Maximum lead temperature for soldering purpose	300	°C

### Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	17	А
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> =25 °C, I <sub>D</sub> =I <sub>AR</sub> , V <sub>DD</sub> =50 V)	850	mJ



## 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 1mA$ , $V_{GS} = 0$	500			V
I <sub>DSS</sub>	Zero gate voltage drain current ( $V_{GS} = 0$ )	V <sub>DS</sub> = Max rating, V <sub>DS</sub> = Max rating @125 °C			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20 V			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 100 $\mu$ A	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 8.5 A		0.23	0.27	Ω

### Table 5. On/off states

### Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V, f=1 MHz, V <sub>GS</sub> =0		2600 328 72		pF pF pF
C <sub>oss eq</sub> <sup>(1)</sup> .	Equivalent output capacitance	$V_{GS}$ =0, $V_{DS}$ =0 to 400 V		187		pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ =400 V, I <sub>D</sub> = 17 A $V_{GS}$ =10 V (see Figure 15)		85 15.5 42	119	nC nC nC

1.  $C_{oss eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 



	ownoning times					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on delay time Rise time	$V_{DD}$ = 250 V, I <sub>D</sub> = 8.5 A, R <sub>G</sub> = 4.7 $\Omega$ , V <sub>GS</sub> = 10 V (see Figure 16)		28 20		ns ns
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off delay time Fall time	$V_{DD}$ = 250 V, I <sub>D</sub> = 8.5 A, R <sub>G</sub> = 4.7 $\Omega$ , V <sub>GS</sub> =10 V (see Figure 16)		70 15		ns ns

 Table 7.
 Switching times

### Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub> <sup>(1)</sup>	Gate-source breakdown voltage	lgs=±1 mA (open drain)	30			V

 The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

Table 9.	Source	drain	diode
	oource	arann	alouc

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current				17	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				68	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD}$ = 17 A, $V_{GS}$ =0			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> = 17 A, di/dt = 100 A/μs, V <sub>R</sub> = 100 V <i>(see Figure 16)</i>		355 3.90 22		ns μC Α
Irr Reverse recovery time		I <sub>SD</sub> = 17 A, di/dt = 100 A/μs, V <sub>R</sub> = 100 V, Tj=150 °C <i>(see Figure 16)</i>		440 5.72 25		ns μC Α


1. Pulse width limited by safe operating area


2. Pulsed: pulse duration=300µs, duty cycle 1.5%



#### 2.1 **Electrical characteristics (curves)**

#### Figure 2. Safe operating area








Figure 6. Normalized B<sub>VDSS</sub> vs temperature




Figure 5. **Transfer characteristics** 

10-4

**Thermal impedance** 

0.01

-3

10

10-2

SINGLE PULSE

Figure 3.

Κ

 $10^{-1}$ 

 $10^{-2}$ 

 $\delta = 0.5$ 

0.2


0.

0.05

0.02

-5

10




 $Z_{th} = k R_{thJ-c}$ 

 $10^{-1} t_{p}(s)$ 

 $\delta = t_{\rm P}/\tau$ 

Figure 7. Static drain-source on resistance



57

6/13





Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations






Figure 12. Source-drain diode forward characteristics




Figure 11. Normalized on resistance vs temperature





Figure 13. Maximum avalanche energy vs temperature



www.bdtic.com/ST

57

## 3 Test circuits

Figure 14. Switching times test circuit for resistive load





Figure 16. Test circuit for inductive load switching and diode recovery times








Figure 17. Unclamped Inductive load test circuit





Figure 19. Switching time waveform



www.bdtic.com/ST

### Figure 15. Gate charge test circuit


## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com




### D<sup>2</sup>PAK (TO-263) mechanical data

Dim		mm		inch		
DIM	Min	Тур	Max	Min	Тур	Max
А	4.40		4.60	0.173		0.181
A1	0.03		0.23	0.001		0.009
b	0.70		0.93	0.027		0.037
b2	1.14		1.70	0.045		0.067
С	0.45		0.60	0.017		0.024
c2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1	7.50			0.295		
E	10		10.40	0.394		0.409
E1	8.50			0.334		
е		2.54			0.1	
e1	4.88		5.28	0.192		0.208
Н	15		15.85	0.590		0.624
J1	2.49		2.69	0.099		0.106
L	2.29		2.79	0.090		0.110
L1	1.27		1.40	0.05		0.055
L2	1.30		1.75	0.051		0.069
R		0.4			0.016	
V2	0°		8°	0°		8°




## 5 Packaging mechanical data



### D<sup>2</sup>PAK FOOTPRINT

### TAPE AND REEL SHIPMENT



\* on sales type

57

## 6 Revision history

### Table 10. Document revision history

Date	Revision	Changes
16-Sep-2008	1	First issue



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

