


Features

- Multipower BCD technology
- MOSFET output power stage
- DMOS power output
- Class SB high efficiency
- High output power capability 4x28 W/4 Ω @ 14.4 V, 1 kHz, 10% THD, 4 x 45 W max power
- Max power 4 x 72 W / 2 Ω
- Full I²C bus driving:
 - Standby
 - Independent front/rear soft play/mute
 - Selectable gain 26 dB /16 dB (for low noise line output function)
 - High efficiency enable/disable
 - I²C bus digital diagnostics (including DC bus AC load detection)
- Full fault protection
- DC offset detection
- Four independent short circuit protection
- Clipping detector pin with selectable threshold (2 %/10 %)
- Standby/mute pin
- Linear thermal shutdown with multiple thermal warning
- ESD protection
- Very robust against misconnections
- Improved SVR suppression during battery transients
- Capable to operate down to 6 V (e.g. “Start-stop”)

Description

The TDA7569LV is the most advanced BCD technology quad bridge car radio amplifier of his family, including a wide range of innovative features.



The TDA7569LV is equipped with the most complete diagnostics array that communicates the status of each speaker through the I²C bus.

The dissipated output power under average listening condition is significantly reduced when compared to the conventional class AB solutions, thanks to the patented solution. Moreover it has been designed to be very robust against several kinds of misconnections.

It is moreover compliant to the most recent OEM specifications for low voltage operation (so called 'start-stop' battery profile during engine stop and re-start), helping car manufacturers to reduce the overall emissions and thus contributing to environment protection.

Table 1. Device summary

Order code	Package	Packing
TDA7569LVSM	Flexiwatt27 (SMD)	Tube
TDA7569LVSMTR		Tape and reel
TDA7569LV	Flexiwatt27 (vertical)	Tube
TDA7569LVH	Flexiwatt27 (horizontal)	Tube
TDA7569LVDP	PowerSO36	Tube
TDA7569LVDPTR		Tape and reel

Contents

- 1 Block diagram and application circuits 6**
- 2 Pin description 8**
- 3 Electrical specifications 10**
 - 3.1 Absolute maximum ratings 10
 - 3.2 Thermal data 10
 - 3.3 Electrical characteristics 11
 - 3.4 Electrical characteristics curves 14
- 4 Diagnostics functional description 17**
 - 4.1 Turn-on diagnostic 17
 - 4.2 Permanent diagnostics 19
 - 4.3 Output DC offset detection 20
 - 4.4 AC diagnostic 20
- 5 Multiple faults 22**
 - 5.1 Faults availability 22
- 6 Thermal protection 23**
 - 6.1 Fast muting 23
- 7 Battery transitions management 24**
 - 7.1 Low voltage operation (“start stop”) 24
 - 7.2 Advanced battery management 25
- 8 I²C bus 26**
 - 8.1 I²C programming/reading sequences 26
 - 8.2 Address selection and I²C disable 26
 - 8.3 I²C bus interface 26
 - 8.3.1 Data validity 26
 - 8.3.2 Start and stop conditions 27
 - 8.3.3 Byte format 27

	8.3.4 Acknowledge	27
9	Software specifications	28
10	Examples of bytes sequence	33
11	Package information	34
12	Revision history	38

List of tables

Table 1.	Device summary	1
Table 2.	Pin list description	9
Table 3.	Absolute maximum ratings	10
Table 4.	Thermal data	10
Table 5.	Electrical characteristics	11
Table 6.	Double fault table for turn on diagnostic	22
Table 7.	IB1	28
Table 8.	IB2	29
Table 9.	DB1	29
Table 10.	DB2	30
Table 11.	DB3	31
Table 12.	DB4	32
Table 13.	Document revision history	38

List of figures

Figure 1.	Block diagram	6
Figure 2.	Application circuit	6
Figure 3.	Application circuit (TDA7569LVPD)	7
Figure 4.	Pin connection diagram of the Flexiwatt27 (top of view)	8
Figure 5.	Pin connection diagram of the PowerSO36 slug up (top of view).	8
Figure 6.	Quiescent current vs. supply voltage	14
Figure 7.	Output power vs. supply voltage (4 Ω)	14
Figure 8.	Distortion vs. output power (4 Ω , STD)	14
Figure 9.	Distortion vs. output power (4 Ω , HI-EFF)	14
Figure 10.	Distortion vs. output power (2 Ω , STD)	14
Figure 11.	Distortion vs. output power (2 Ω , HI-EFF)	14
Figure 12.	Distortion vs. frequency (2 Ω)	15
Figure 13.	Distortion vs. output power $V_s = 6$ V (4 Ω , STD)	15
Figure 14.	Distortion vs. frequency (4 Ω)	15
Figure 15.	Crosstalk vs. frequency	15
Figure 16.	Supply voltage rejection vs. frequency	15
Figure 17.	Power dissipation vs. average output power (audio program simulation, 2 W)	15
Figure 18.	Power dissipation vs. average output power (audio program simulation, 4 W)	16
Figure 19.	Total power dissipation and efficiency vs. output power (4 Ω , HI-EFF, Sine)	16
Figure 20.	Total power dissipation and efficiency vs. output power (4 Ω , STD, Sine)	16
Figure 21.	ITU R-ARM frequency response, weighting filter for transient pop.	16
Figure 22.	Turn-on diagnostic: working principle	17
Figure 23.	SVR and output behavior (Case 1: without turn-on diagnostic)	17
Figure 24.	SVR and output pin behavior (Case 2: with turn-on diagnostic)	18
Figure 25.	Short circuit detection thresholds	18
Figure 26.	Load detection thresholds - high gain setting	18
Figure 27.	Load detection threshold - low gain setting	18
Figure 28.	Restart timing without diagnostic enable (permanent) - Each 1 mS time, a sampling of the fault is done	19
Figure 29.	Restart timing with diagnostic enable (permanent)	19
Figure 30.	Current detection high: load impedance $ Z $ vs. output peak voltage	21
Figure 31.	Current detection low: load impedance $ Z $ vs. output peak voltage	21
Figure 32.	Thermal foldback diagram	23
Figure 33.	Worst case battery cranking curve sample 1	24
Figure 34.	Worst case battery cranking curve sample 2	24
Figure 35.	Upwards fast battery transitions diagram	25
Figure 36.	Data validity on the I ² C bus	27
Figure 37.	Timing diagram on the I ² C bus	27
Figure 38.	Acknowledge on the I ² C bus	27
Figure 39.	Flexiwatt27 (horizontal) mechanical data and package dimensions.	34
Figure 40.	Flexiwatt27 (vertical) mechanical data and package dimensions.	35
Figure 41.	Flexiwatt27 (SMD) mechanical data and package dimensions	36
Figure 42.	PowerSO36 (slug up) mechanical data and package dimensions	37

1 Block diagram and application circuits

Figure 1. Block diagram




Figure 2. Application circuit





Figure 3. Application circuit (TDA7569LVPD)



2 Pin description

For channel name reference: CH1 = LF, CH2 = LR, CH3 = RF and CH4 = RR.

Figure 4. Pin connection diagram of the Flexiwatt27 (top of view)




Figure 5. Pin connection diagram of the PowerSO36 slug up (top of view)




Table 2. Pin list description

Pin # (PowerSo36)	Pin # (Flexiwatt27)	Pin name	Function
1	1	TAB	-
2	22	OUT4+	Channel 4, + output
3	23	CK	I ² C bus clock/HE selector
4	25	PWGND4	Channel 4 output power ground
5	-	NC	Not connected
6	21	VCC2	Supply voltage pin2
7	26	DATA	I ² C bus data pin/gain selector
8	24	OUT4-	Channel 4, - output
9	27	ADSEL	Address selector pin/ I ² C bus disable (legacy select)
10	4	OUT2-	Channel 2, - output
11	2	STBY	Standby pin
12	-	VCC3	Supply voltage pin3
13	3	PWGND2	Channel 2 output power ground
14	-	NC	Not connected
15	-	NC	Not connected
16	5	CD	Clip detector output pin
17	6	OUT2+	Channel 2, + output
18	-	NC	Not connected
19	8	OUT1-	Channel 1, - output
20	7	VCC1	Supply voltage pin1
21	9	PWGND1	Channel 1 output power ground
22	10	OUT1+	Channel 1, + output
23	-	NC	Not connected
24	11	SVR	SVR pin
25	12	IN1	Input pin, channel 1
26	-	NC	Not connected
27	13	IN2	Input pin, channel 2
28	-	NC	Not connected
29	14	SGND	Signal ground pin
30	15	IN4	Input pin, channel 4
31	16	IN3	Input pin, channel 3
32	17	AC GND	AC ground
33	18	OUT3+	Channel 3, + output
34	19	PWGND3	Channel 3 output power ground
35	-	VCC4	Supply voltage pin4
36	20	OUT3-	Channel 3, - output

3 Electrical specifications

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{op}	Operating supply voltage	18	V
V_S	DC supply voltage	28	V
V_{peak}	Peak supply voltage (for $t_{max} = 50$ ms)	50	V
GNDmax	Ground pins voltage	-0.3 to 0.3	V
V_{CK}, V_{DATA}	CK and DATA pin voltage	-0.3 to 6	V
V_{cd}	Clip detector voltage	-0.3 to V_{op}	V
V_{stby}	STBY pin voltage	-0.3 to V_{op}	V
I_O	Output peak current (not repetitive $t_{max} = 100$ ms)	8	A
	Output peak current (repetitive $f > 10$ kHz)	6	
P_{tot}	Power dissipation $T_{case} = 70^\circ\text{C}$ ⁽¹⁾	85	W
T_{stg}, T_j	Storage and junction temperature ⁽²⁾	-55 to 150	$^\circ\text{C}$
T_{amb}	Operative temperature range (Flexiwatt package)	-40 to +105	$^\circ\text{C}$
	Operative temperature range (PowerSO package)	-40 to +85	

1. This is maximum theoretical value; for power dissipation in real application conditions, please refer to curves reported in [Section 3.4: Electrical characteristics curves](#).

2. A suitable dissipation system should be used to keep T_j inside the specified limits.

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	PowerSO	Flexiwatt	Unit
$R_{th\ j-case}$	Thermal resistance junction-to-case	Max. 1	1	$^\circ\text{C}/\text{W}$

3.3 Electrical characteristics

Refer to the test circuit, $V_S = 14.4\text{ V}$; $R_L = 4\ \Omega$; $f = 1\text{ kHz}$; $G_V = 26\text{ dB}$; $T_{\text{amb}} = 25\text{ }^\circ\text{C}$; unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
General characteristics						
V_S	Supply voltage range	-	6	-	18	V
I_d	Total quiescent drain current	-	-	170	250	mA
R_{IN}	Input impedance	-	45	60	70	k Ω
V_{AM}	Min. supply mute threshold	IB1(D7) = 1	7	7.5	8	V
		IB1(D7) = 0 (default) ⁽¹⁾	5	5.5	6	
V_{OS}	Offset voltage	Mute & play	-80	0	80	mV
V_{dth}	Dump threshold	-	19	20	21	V
I_{SB}	Standby current	$V_{\text{standby}} = 0$	-	1	10	μA
SVR	Supply voltage rejection	$f = 100\text{ Hz to }10\text{ kHz}$; $V_r = 1\text{ Vpk}$; $R_g = 600\ \Omega$	50	55	-	dB
T_{ON}	Turn on timing (Mute play transition)	D2/D1 (IB1) 0 to 1	-	25	40	ms
T_{OFF}	Turn off timing (Play mute transition)	D2/D1 (IB1) 1 to 0	-	25	40	ms
TH_{WARN1}	Average junction temperature for TH warning 1	DB1 (D7) = 1	-	155	-	$^\circ\text{C}$
TH_{WARN2}	Average junction temperature for TH warning 2	DB4 (D7) = 1	-	140	-	
TH_{WARN3}	Average junction temperature for TH warning 3	DB4 (D6) = 1	-	125	-	
Audio performances						
P_O	Output power	Max. power ⁽²⁾ $V_S = 14.4\text{ V}$, $R_L = 4\ \Omega$	-	45	-	W
		THD = 10 %, $R_L = 4\ \Omega$	25	28	-	W
		THD = 1 %, $R_L = 4\ \Omega$	20	22	-	W
		$R_L = 2\ \Omega$; THD 10 %	45	50	-	W
		$R_L = 2\ \Omega$; THD 1 %	32	40	-	W
		$R_L = 2\ \Omega$; Max. power ⁽²⁾ $V_S = 14.4\text{ V}$	60	75	-	W
THD	Total harmonic distortion	$P_O = 1\text{ W to }10\text{ W}$; STD mode	-	0.035	0.1	%
		HE MODE; $P_O = 1.5\text{ W}$	-	0.05	0.1	%
		HE MODE; $P_O = 8\text{ W}$	-	0.1	0.5	%
		$P_O = 1\text{-}10\text{ W}$, $f = 10\text{ kHz}$; STD mode	-	0.3	0.5	%
C_T	Cross talk	$G_V = 16\text{ dB}$; STD mode	-	0.02	0.05	%
		$V_O = 0.1\text{ to }5\text{ VRMS}$	-	-	-	-
C_T	Cross talk	$f = 1\text{ kHz to }10\text{ kHz}$, $R_g = 600\ \Omega$	50	65	-	dB

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
G_{V1}	Voltage gain 1	-	25	26	27	dB
ΔG_{V1}	Voltage gain match 1	-	-1	-	1	dB
G_{V2}	Voltage gain 2	-	15	16	17	dB
ΔG_{V2}	Voltage gain match 2	-	-1	-	1	dB
E_{IN1}	Output noise voltage 1	$R_g = 600 \Omega$ 20 Hz to 22 kHz	-	50	70	μV
E_{IN2}	Output noise voltage 2	$R_g = 600 \Omega$; $G_V = 16d B$ 20 Hz to 22 kHz	-	20	35	μV
BW	Power bandwidth	-	100	-	-	KHz
CMRR	Input CMRR	$V_{CM} = 1 V_{pk-pk}$; $R_g = 0 \Omega$	-	70	-	dB
ΔV_{OS}	During mute ON/OFF output offset voltage	ITU R-ARM weighted (see Figure 21)	-7.5	-	+7.5	mV
	During standby ON/OFF output offset voltage		-7.5	-	+7.5	mV
Clip detector						
CD_{LK}	Clip det. high leakage current	CD off / $V_{CD} = 6 V$	-	0	5	μA
CD_{SAT}	Clip det sat. voltage	CD on; $I_{CD} = 1 mA$	-	-	300	mV
CD_{THD}	Clip det THD level	D0 (IB1) = 1	5	10	15	%
		D0 (IB1) = 0	1	2	3	%
Control pin characteristics						
V_{SBY}	Standby/mute pin for standby	-	0	-	1.2	V
V_{MU}	Standby/mute pin for mute	-	2.9	-	3.5	V
V_{OP}	Standby/mute pin for operating	-	4.5	-	18	V
I_{MU}	Standby/mute pin current	$V_{st-by/mute} = 4.5 V$	-	1	5	μA
		$V_{st-by/mute} < 1.2 V$	-	0	5	μA
A_{SB}	Standby attenuation	-	90	110	-	dB
A_M	Mute attenuation	-	80	100	-	dB
Turn on diagnostics 1 (Power amplifier mode)						
P_{gnd}	Short to GND det. (below this limit, the Output is considered in short circuit to GND)	Power amplifier in standby	-	-	1.2	V
P_{vs}	Short to V_s det. (above this limit, the output is considered in short circuit to V_s)		$V_s - 1.2$	-	-	V
P_{nop}	Normal operation thresholds. (Within these limits, the output is considered without faults).		1.8	-	$V_s - 1.8$	V
L_{sc}	Shorted load det.		-	-	0.5	Ω
L_{op}	Open load det.		85	-	-	Ω
L_{nop}	Normal load det.		1.5	-	45	Ω

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Turn on diagnostics 2 (Line driver mode)						
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	Power amplifier in standby	-	-	1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to Vs)	-	Vs -1.2	-	-	V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).	-	1.8	-	Vs -1.8	V
Lsc	Shorted load det.	-	-	-	1.5	Ω
Lop	Open load det.	-	330	-	-	Ω
Lnop	Normal load det.	-	7	-	180	Ω
Permanent diagnostics 2 (Power amplifier mode or line driver mode)						
Pgnd	Short to GND det. (below this limit, the Output is considered in short circuit to GND)	Power amplifier in mute or play, one or more short circuits protection activated	-	-	1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to Vs)		Vs -1.2	-	-	V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).		1.8	-	Vs -1.8	V
L _{SC}	Shorted load det.	Power amplifier mode	-	-	0.5	Ω
		Line driver mode	-	-	1.5	Ω
V _O	Offset detection	Power amplifier in play, AC input signals = 0	± 1.5	± 2	± 2.5	V
I _{NLH}	Normal load current detection	V _O < (V _S -5) μ k, IB2 (D7) = 0	500	-	-	mA
I _{OLH}	Open load current detection		-	-	250	mA
I _{NLL}	Normal load current detection	V _O < (V _S -5) μ k, IB2 (D7) = 1	250	-	-	mA
I _{OLL}	Open load current detection		-	-	125	mA
I²C bus interface						
S _{CL}	Clock frequency	-	-	-	400	kHz
V _{IL}	Input low voltage	-	-	-	1.5	V
V _{IH}	Input high voltage	-	2.3	-	-	V

1. In legacy mode only low threshold option is available.
2. Saturated square wave output.

3.4 Electrical characteristics curves

Figure 6. Quiescent current vs. supply voltage




Figure 7. Output power vs. supply voltage (4 Ω)




Figure 8. Distortion vs. output power (4 Ω, STD)




Figure 9. Distortion vs. output power (4 Ω, HI-EFF)




Figure 10. Distortion vs. output power (2 Ω, STD)




Figure 11. Distortion vs. output power (2Ω, HI-EFF)




Figure 12. Distortion vs. frequency (2 Ω)




Figure 14. Distortion vs. frequency (4 Ω)




Figure 16. Supply voltage rejection vs. frequency




Figure 13. Distortion vs. output power $V_s = 6 V$ (4 Ω, STD)




Figure 15. Crosstalk vs. frequency




Figure 17. Power dissipation vs. average output power (audio program simulation, 2 Ω)




Figure 18. Power dissipation vs. average output power (audio program simulation, 4 Ω)




Figure 19. Total power dissipation and efficiency vs. output power (4 Ω, HI-EFF, Sine)




Figure 20. Total power dissipation and efficiency vs. output power (4 Ω, STD, Sine)





Figure 21. ITU R-ARM frequency response, weighting filter for transient pop



4 Diagnostics functional description

4.1 Turn-on diagnostic

It is strongly recommended to activate this feature at turn-on (standby out) with I²C bus request. Detectable output faults are:

- SHORT TO GND
- SHORT TO V_s
- SHORT ACROSS THE SPEAKER
- OPEN SPEAKER

To verify if any of the above misconnections are in place, a subsonic (inaudible) current pulse (Figure 22) is internally generated, sent through the speaker(s) and sunk back. The Turn On diagnostic status is internally stored until a successive diagnostic pulse is requested (after a I²C reading).

If the "standby out" and "diag. enable" commands are both given through a single programming step, the pulse takes place first (power stage still in stand-by mode, low, outputs= high impedance).

Afterwards, when the Amplifier is biased, the PERMANENT diagnostic takes place. The previous Turn On state is kept until a short appears at the outputs.

Figure 22. Turn-on diagnostic: working principle




Figure 23 and 24 show SVR and OUTPUT waveforms at the turn-on (stand-by out) with and without turn-on diagnostic.

Figure 23. SVR and output behavior (Case 1: without turn-on diagnostic)






Figure 24. SVR and output pin behavior (Case 2: with turn-on diagnostic)




The information related to the outputs status is read and memorized at the end of the current pulse top. The acquisition time is 100 ms (typ.). No audible noise is generated in the process. As for SHORT TO GND / Vs the fault-detection thresholds remain unchanged from 26 dB to 16 dB gain setting. They are as follows:

Figure 25. Short circuit detection thresholds




Concerning SHORT ACROSS THE SPEAKER / OPEN SPEAKER, the threshold varies from 26 dB to 16 dB gain setting, since different loads are expected (either normal speaker's impedance or high impedance). The values in case of 26 dB gain are as follows:

Figure 26. Load detection thresholds - high gain setting



If the Line-Driver mode ($G_v = 16$ dB and Line Driver Mode diagnostic = 1) is selected, the same thresholds will change as follows:

Figure 27. Load detection threshold - low gain setting



4.2 Permanent diagnostics

Detectable conventional faults are:

- Short to GND
- Short to Vs
- Short across the speaker

The following additional features are provided:

- Output offset detection

The TDA7569LV has 2 operating statuses:

1. **RESTART mode.** The diagnostic is not enabled. Each audio channel operates independently from each other. If any of the a.m. faults occurs, only the channel(s) interested is shut down. A check of the output status is made every 1 ms (*Figure 28*). Restart takes place when the overload is removed.
2. **DIAGNOSTIC mode.** It is enabled via I²C bus and self activates if an output overload (such to cause the intervention of the short-circuit protection) occurs to the speakers outputs. Once activated, the diagnostics procedure develops as follows (*Figure 29*):
 - To avoid momentary re-circulation spikes from giving erroneous diagnostics, a check of the output status is made after 1ms: if normal situation (no overloads) is detected, the diagnostic is not performed and the channel returns back active.
 - Instead, if an overload is detected during the check after 1 ms, then a diagnostic cycle having a duration of about 100 ms is started.
 - After a diagnostic cycle, the audio channel interested by the fault is switched to RESTART mode. The relevant data are stored inside the device and can be read by the microprocessor. When one cycle has terminated, the next one is activated by an I²C reading. This is to ensure continuous diagnostics throughout the car-radio operating time.
 - To check the status of the device a sampling system is needed. The timing is chosen at microprocessor level (over half a second is recommended).

Figure 28. Restart timing without diagnostic enable (permanent) - Each 1 mS time, a sampling of the fault is done





Figure 29. Restart timing with diagnostic enable (permanent)



4.3 Output DC offset detection

Any DC output offset exceeding ± 2 V is signalled out. This inconvenient might occur as a consequence of initially defective or aged and worn-out input capacitors feeding a DC component to the inputs, so putting the speakers at risk of overheating.

This diagnostic has to be performed with low-level output AC signal (or $V_{in} = 0$).

The test is run with selectable time duration by microprocessor (from a "start" to a "stop" command):

- START = Last reading operation or setting IB1 - D5 - (OFFSET enable) to 1
- STOP = Actual reading operation

Excess offset is signalled out if persistent throughout the assigned testing time. This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process.

4.4 AC diagnostic

It is targeted at detecting accidental disconnection of tweeters in 2-way speaker and, more in general, presence of capacitive (AC) coupled loads.

This diagnostic is based on the notion that the overall speaker's impedance (woofer + parallel tweeter) will tend to increase towards high frequencies if the tweeter gets disconnected, because the remaining speaker (woofer) would be out of its operating range (high impedance). The diagnostic decision is made according to peak output current thresholds, and it is enabled by setting (IB2-D2) = 1. Two different detection levels are available:

- High current threshold IB2 (D7) = 0
lout > 500 mApk = normal status
lout < 250 mApk = open tweeter
- Low current threshold IB2 (D7) = 1
lout > 250 mApk = normal status
lout < 125 mApk = open tweeter

To correctly implement this feature, it is necessary to briefly provide a signal tone (with the amplifier in "play") whose frequency and magnitude are such to determine an output current higher than 500 mApk with IB2(D7) = 0 (higher than 250 mApk with IB2(D7) = 1) in normal conditions and lower than 250 mApk with IB2(D7) = 0 (lower than 125 mApk with IB2(D7)=1) should the parallel tweeter be missing.

The test has to last for a minimum number of 3 sine cycles starting from the activation of the AC diagnostic function IB2<D2>) up to the I²C reading of the results (measuring period). To confirm presence of tweeter, it is necessary to find at least 3 current pulses over the above threshold over all the measuring period, else an "open tweeter" message will be issued.

The frequency / magnitude setting of the test tone depends on the impedance characteristics of each specific speaker being used, with or without the tweeter connected (to be calculated case by case). High-frequency tones (> 10 kHz) or even ultrasonic signals are recommended for their negligible acoustic impact and also to maximize the impedance module's ratio between with tweeter-on and tweeter-off.

Figure 30 shows the load impedance as a function of the peak output voltage and the relevant diagnostic fields.

This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process.

Figure 30. Current detection high: load impedance |Z| vs. output peak voltage





Figure 31. Current detection low: load impedance |Z| vs. output peak voltage



5 Multiple faults

When more misconnections are simultaneously in place at the audio outputs, it is guaranteed that at least one of them is initially read out. The others are notified after successive cycles of I²C reading and faults removal, provided that the diagnostic is enabled. This is true for both kinds of diagnostic (Turn on and Permanent).

The table below shows all the couples of double-fault possible. It should be taken into account that a short circuit with the 4 ohm speaker unconnected is considered as double fault.

Table 6. Double fault table for turn on diagnostic

	S. GND	S. Vs	S. Across L.	Open L.
S. GND	S. GND	S. Vs + S. GND	S. GND	S. GND
S. Vs	/	S. Vs	S. Vs	S. Vs
S. Across L.	/	/	S. Across L.	N.A.
Open L.	/	/	/	Open L. (*)

In Permanent Diagnostic the table is the same, with only a difference concerning Open Load(*), which is not among the recognizable faults. Should an Open Load be present during the device's normal working, it would be detected at a subsequent Turn on Diagnostic cycle (i.e. at the successive Car Radio Turn on).

5.1 Faults availability

All the results coming from I²C bus, by read operations, are the consequence of measurements inside a defined period of time. If the fault is stable throughout the whole period, it will be sent out.

To guarantee always resident functions, every kind of diagnostic cycles (Turn on, Permanent, Offset) will be reactivate after any I²C reading operation. So, when the micro reads the I²C, a new cycle will be able to start, but the read data will come from the previous diag. cycle (i.e. The device is in Turn On state, with a short to Gnd, then the short is removed and micro reads I²C. The short to Gnd is still present in bytes, because it is the result of the previous cycle. If another I²C reading operation occurs, the bytes do not show the short). In general to observe a change in Diagnostic bytes, two I²C reading operations are necessary.

6 Thermal protection


Thermal protection is implemented through thermal foldback ([Figure 32](#)).

Thermal foldback begins limiting the audio input to the amplifier stage as the junction temperatures rise above the normal operating range. This effectively limits the output power capability of the device thus reducing the temperature to acceptable levels without totally interrupting the operation of the device.

The output power will decrease to the point at which thermal equilibrium is reached. Thermal equilibrium will be reached when the reduction in output power reduces the dissipated power such that the die temperature falls below the thermal foldback threshold. Should the device cool, the audio level will increase until a new thermal equilibrium is reached or the amplifier reaches full power. Thermal foldback will reduce the audio output level in a linear manner.

Three thermal warning are available through the I²C bus data. After thermal shut down threshold is reached, the CD could toggle (as shown in [Figure 32](#)) or stay low, depending on signal level.

Figure 32. Thermal foldback diagram



6.1 Fast muting

The muting time can be shortened to less than 1.5ms by setting (IB2) D5 = 1. This option can be useful in transient battery situations (i.e. during car engine cranking) to quickly turnoff the amplifier for avoiding any audible effects caused by noise/transients being injected by preamp stages. The bit must be set back to "0" shortly after the mute transition.


7 Battery transitions management

7.1 Low voltage operation (“start stop”)

The most recent OEM specification are requiring automatic stop of car engine at traffic light, in order to reduce emissions of polluting substances. The TDA7569LV, thanks to its innovating design, allows a continuous operation when battery falls down to 6/7V during such conditions, without producing pop noise. The maximum system power will be reduced accordingly.

Worst case battery cranking curves are shown below, indicating the shape and durations of allowed battery transitions.


Figure 33. Worts case battery cranking curve sample 1



$V1 = 12\text{ V}; V2 = 6\text{ V}; V3 = 7\text{ V}; V4 = 8\text{ V}$

$t1 = 2\text{ ms}; t2 = 50\text{ ms}; t3 = 5\text{ ms}; t4 = 300\text{ ms}; t5 = 10\text{ ms}; t6 = 1\text{ s}; t7 = 2\text{ ms}$

Figure 34. Worst case battery cranking curve sample 2




$V1 = 12\text{ V}; V2 = 6\text{ V}; V3 = 7\text{ V}$

$t1 = 2\text{ ms}; t2 = 5\text{ ms}; t3 = 15\text{ ms}; t4 = 1\text{ s}; t5 = 50\text{ ms}$

7.2 Advanced battery management

In addition to compatibility with low V_{batt} , the TDA7569LV is able to sustain upwards fast battery transitions (like the one showed in Figure 19) without causing unwanted audible effect, thanks to the innovative circuit topology.

Figure 35. Upwards fast battery transitions diagram



8 I²C bus

8.1 I²C programming/reading sequences

A correct turn on/off sequence respectful of the diagnostic timings and producing no audible noises could be as follows (after battery connection):

- TURN-ON: PIN2 > 4.5V --- 10ms --- (STAND-BY OUT + DIAG ENABLE) --- 1 s (min) --- MUTING OUT
- TURN-OFF: MUTING IN --- 20 ms --- (DIAG DISABLE + STAND-BY IN) --- 10ms -- PIN2 = 0
- Car Radio Installation: PIN2 > 4.5V --- 10ms DIAG ENABLE (write) --- 200 ms --- I²C read (repeat until All faults disappear).
- OFFSET TEST: Device in Play (no signal) -- OFFSET ENABLE - 30ms - I²C reading (repeat I²C reading until high-offset message disappears).

8.2 Address selection and I²C disable

When the ADSEL/I²C DIS pin is left open the I²C bus is disabled and the device can be controlled by the STBY/MUTE pin.

In this status (no - I²C bus) the CK pin enables the HIGH-EFFICIENCY MODE (0 = STD MODE; 1 = HE MODE) and the DATA pin sets the gain (0 = 26 dB; 1 = 16 dB).

When the ADSEL/I²C DIS pin is connected to GND the I²C bus is active with address <1101100-x>.

To select the other I²C address a resistor must be connected to ADSEL/I²C DIS pin as following:

0 < R < 2 k Ω : I²C bus active with address <1101100x>

14 < R < 24 k Ω : I²C bus active with address <1101101x>

40 < R < 70 k Ω : I²C bus active with address <1101110x>

R > 120 k Ω : Legacy mode

(x: read/write bit sector)

8.3 I²C bus interface

Data transmission from microprocessor to the TDA7569LV and viceversa takes place through the 2 wires I²C bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

8.3.1 Data validity

As shown by [Figure 36](#), the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

8.3.2 Start and stop conditions

As shown by *Figure 37* a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

8.3.3 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

8.3.4 Acknowledge

The transmitter* puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see *Figure 38*). The receiver** the acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

* Transmitter

- master (μ P) when it writes an address to the TDA7569LV
- slave (TDA7569LV) when the μ P reads a data byte from TDA7569LV

** Receiver

- slave (TDA7569LV) when the μ P writes an address to the TDA7569LV
- master (μ P) when it reads a data byte from TDA7569LV

Figure 36. Data validity on the I²C bus




Figure 37. Timing diagram on the I²C bus





Figure 38. Acknowledge on the I²C bus



9 Software specifications

All the functions of the TDA7569LV are activated by I²C interface.

The bit 0 of the "ADDRESS BYTE" defines if the next bytes are write instruction (from μP to TDA7569LV) or read instruction (from TDA7569LV to μP).

Chip address

D7							D0	
1	1	0	1	1	(*)	(*)	X	D8 Hex

X = 0 Write to device

X = 1 Read from device

If R/W = 0, the μP sends 2 "Instruction Bytes": IB1 and IB2.

(*) address selector bit, please refer to address selection description on [Chapter 8.2](#).

Table 7. IB1

Bit	Instruction decoding bit
D7	Supply transition mute threshold high (D7 = 1) Supply transition mute threshold low (D7 = 0)
D6	Diagnostic enable (D6 = 1) Diagnostic defeat (D6 = 0)
D5	Offset Detection enable (D5 = 1) Offset Detection defeat (D5 = 0)
D4	Front Channel (CH1, CH3) Gain = 26 dB (D4 = 0) Gain = 16 dB (D4 = 1)
D3	Rear Channel (CH2, CH4) Gain = 26 dB (D3 = 0) Gain = 16 dB (D3 = 1)
D2	Mute front channels (D2 = 0) Unmute front channels (D2 = 1)
D1	Mute rear channels (D1 = 0) Unmute rear channels (D1 = 1)
D0	CD 2% (D0 = 0) CD 10% (D0 = 1)

Table 8. IB2

Bit	Instruction decoding bit
D7	Current detection threshold High th (D7 = 0) Low th (D7 = 1)
D6	0
D5	Normal muting time (D5 = 0) Fast muting time (D5 = 1)
D4	Stand-by on - Amplifier not working - (D4 = 0) Stand-by off - Amplifier working - (D4 = 1)
D3	Power amplifier mode diagnostic (D3 = 0) Line driver mode diagnostic (D3 = 1)
D2	Current Detection Diagnostic Enabled (D2 = 1) Current Detection Diagnostic Defeat (D2 = 0)
D1	Right Channel Power amplifier working in standard mode (D1 = 0) Power amplifier working in high efficiency mode (D1 = 1)
D0	Left Channel Power amplifier working in standard mode (D0 = 0) Power amplifier working in high efficiency mode (D0 = 1)

If R/W = 1, the TDA7569LV sends 4 "Diagnostics Bytes" to μ P: DB1, DB2, DB3 and DB4.

Table 9. DB1

Bit	Instruction decoding bit	
D7	Thermal warning 1 active (D7 = 1), $T_j = 155^\circ\text{C}$	-
D6	Diag. cycle not activated or not terminated (D6 = 0) Diag. cycle terminated (D6 = 1)	-
D5	Channel LF (CH1) Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel LF (CH1) Current detection IB2 (D7) = 1 Output peak current < 125 mA - Open load (D5 = 1) Output peak current > 250 mA - Normal load (D5 = 0)
D4	Channel LF (CH1) Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	-
D3	Channel LF (CH1) Normal load (D3 = 0) Short load (D3 = 1)	-
D2	Channel LF (CH1) Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Offset diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	-

Table 9. DB1 (continued)

Bit	Instruction decoding bit	
D1	Channel LF (CH1) No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	-
D0	Channel LF (CH1) No short to GND (D1 = 0) Short to GND (D1 = 1)	-

Table 10. DB2

Bit	Instruction decoding bit	
D7	Offset detection not activated (D7 = 0) Offset detection activated (D7 = 1)	-
D6	X	-
D5	Channel LR (CH2) Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel LR (CH2) Current detection IB2 (D7) = 1 Output peak current < 125 mA - Open load (D5 = 1) Output peak current > 250 mA - Normal load (D5 = 0)
D4	Channel LR (CH2) Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	-
D3	Channel LR (CH2) Normal load (D3 = 0) Short load (D3 = 1)	-
D2	Channel LR (CH2) Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	-
D1	Channel LR (CH2) No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	-
D0	Channel LR (CH2) No short to GND (D1 = 0) Short to GND (D1 = 1)	-

Table 11. DB3

Bit	Instruction decoding bit	
D7	Standby status (= IB2 - D4)	-
D6	Diagnostic status (= IB1 - D6)	-
D5	Channel RF (CH3) Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel RF (CH3) Current detection IB2 (D7) = 1 Output peak current < 125 mA - Open load (D5 = 1) Output peak current > 250 mA - Normal load (D5 = 0)
D4	Channel RF (CH3) Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	-
D3	Channel RF (CH3) Normal load (D3 = 0) Short load (D3 = 1)	-
D2	Channel RF (CH3) Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	-
D1	Channel RF (CH3) No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	-
D0	Channel RF (CH3) No short to GND (D1 = 0) Short to GND (D1 = 1)	-

Table 12. DB4

Bit	Instruction decoding bit	
D7	Thermal warning 2 active (D7 = 1), T _j = 140°C	-
D6	Thermal warning 3 active (D6 = 1) T _j = 125°C	-
D5	Channel RR (CH4) Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel RR (CH4) Current detection IB2 (D7) = 1 Output peak current < 125 mA - Open load (D5 = 1) Output peak current > 250 mA - Normal load (D5 = 0)
D4	Channel RR (CH4) Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	-
D3	Channel R (CH4) R Normal load (D3 = 0) Short load (D3 = 1)	-
D2	Channel RR (CH4) Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	-
D1	Channel RR (CH4) No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	-
D0	Channel RR (CH4) No short to GND (D1 = 0) Short to GND (D1 = 1)	-

10 Examples of bytes sequence

1 - Turn-On diagnostic - Write operation

Start	Address byte with D0 = 0	ACK	IB1 with D6 = 1	ACK	IB2	ACK	STOP
-------	--------------------------	-----	-----------------	-----	-----	-----	------

2 - Turn-On diagnostic - Read operation

Start	Address byte with D0 = 1	ACK	DB1	ACK	DB2	ACK	DB3	ACK	DB4	ACK	STOP
-------	--------------------------	-----	-----	-----	-----	-----	-----	-----	-----	-----	------

The delay from 1 to 2 can be selected by software, starting from 1ms

3a - Turn-On of the power amplifier with 26dB gain, mute on, diagnostic defeat, CD = 2%

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			X0000000		XXX1XX11		

3b - Turn-Off of the power amplifier

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			X0XXXXXX		XXX0XXXX		

4 - Offset detection procedure enable

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			XX1XX11X		XXX1XXXX		

5 - Offset detection procedure stop and reading operation (the results are valid only for the offset detection bits (D2 of the bytes DB1, DB2, DB3, DB4))

Start	Address byte with D0 = 1	ACK	DB1	ACK	DB2	ACK	DB3	ACK	DB4	ACK	STOP
-------	--------------------------	-----	-----	-----	-----	-----	-----	-----	-----	-----	------

- The purpose of this test is to check if a D.C. offset (2V typ.) is present on the outputs, produced by input capacitor with anomalous leakage current or humidity between pins.
- The delay from 4 to 5 can be selected by software, starting from 1ms

11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.

Figure 39. Flexiwatt27 (horizontal) mechanical data and package dimensions





Figure 40. Flexiwatt27 (vertical) mechanical data and package dimensions

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.45	4.50	4.65	0.175	0.177	0.183
B	1.80	1.90	2.00	0.070	0.074	0.079
C		1.40			0.055	
D	0.75	0.90	1.05	0.029	0.035	0.041
E	0.37	0.39	0.42	0.014	0.015	0.016
F (1)			0.57			0.022
G	0.80	1.00	1.20	0.031	0.040	0.047
G1	25.75	26.00	26.25	1.014	1.023	1.033
H (2)	28.90	29.23	29.30	1.139	1.150	1.153
H1		17.00			0.669	
H2		12.80			0.503	
H3		0.80			0.031	
L (2)	22.07	22.47	22.87	0.869	0.884	0.904
L1	18.57	18.97	19.37	0.731	0.747	0.762
L2 (2)	15.50	15.70	15.90	0.610	0.618	0.626
L3	7.70	7.85	7.95	0.303	0.309	0.313
L4		5			0.197	
L5		3.5			0.138	
M	3.70	4.00	4.30	0.145	0.157	0.169
M1	3.60	4.00	4.40	0.142	0.157	0.173
N		2.20			0.086	
O		2			0.079	
R		1.70			0.067	
R1		0.5			0.02	
R2		0.3			0.12	
R3		1.25			0.049	
R4		0.50			0.019	
V			5 (Typ.)			
V1			3 (Typ.)			
V2			20 (Typ.)			
V3			45 (Typ.)			

OUTLINE AND MECHANICAL DATA



Flexiwatt27 (vertical)

(1): dam-bar protusion not included
 (2): molding protusion included





Figure 41. Flexiwatt27 (SMD) mechanical data and package dimensions

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.45	4.50	4.65	0.1752	0.1772	0.1831
B	2.12	2.22	2.32	0.0835	0.0874	0.0913
C		1.40			0.0551	
D		2.00			0.0787	
E	0.36	0.40	0.44	0.0142	0.0157	0.0173
F**	0.47	0.51	0.57	0.0185	0.0201	0.0224
G(*)	0.75	1.00	1.25	0.0295	0.0394	0.0492
G1	25.70	26.00	26.30	1.0118	1.0236	1.0354
G2(*)	1.75	2.00	2.25	0.0689	0.0787	0.0886
H(**)	28.85	29.23	29.40	1.1358	1.1508	1.1575
H1		17.00			0.6693	
H2		12.80			0.5039	
H3		0.80			0.0315	
L(**)	15.50	15.70	15.90	0.6102	0.6181	0.6260
L1	7.70	7.85	7.95	0.3031	0.3091	0.3130
L2	14.00	14.20	14.40	0.5512	0.5591	0.5669
L3	11.80	12.00	12.20	0.4646	0.4724	0.4803
L4	1.30	1.48	1.66	0.0512	0.0583	0.0654
L5	2.42	2.50	2.58	0.0953	0.0984	0.1016
L6	0.42	0.50	0.58	0.0165	0.0197	0.0228
M		1.50			0.0591	
N		2.20			0.0866	
N1	1.30	1.48	1.66	0.0512	0.0583	0.0654
N2(*)	2.73	2.83	2.93	0.1075	0.1114	0.1154
P(*)	4.73	4.83	4.93	0.1862	0.1902	0.1941
R		1.70			0.0669	
R1		0.30			0.0118	
R2	0.35	0.40	0.45	0.0138	0.0157	0.0177
R3	0.35	0.40	0.45	0.0138	0.0157	0.0177
R4		0.50			0.0197	
T(*)	-0.08		0.10	-0.0031		0.0039
aaa(*)		0.1			0.0039	
V		45			45	
V1		3			3	
V2	3	5	7	3	5	7
V3	12	15	18	12	15	18
V4		5			5	
V5		20			20	



(*) Golden parameters
 (**) - Dimension "F" doesn't include dam-bar protrusion.
 - Dimensions "H" and "L" include mold flash or protrusions.





Figure 42. PowerSO36 (slug up) mechanical data and package dimensions


DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	3.270	-	3.410	0.1287	-	0.1343
A2	3.100	-	3.180	0.1220	-	0.1252
A4	0.800	-	1.000	0.0315	-	0.0394
A5	-	0.200	-	-	0.0079	-
a1	0.030	-	-0.040	0.0012	-	-0.0016
b	0.220	-	0.380	0.0087	-	0.0150
c	0.230	-	0.320	0.0091	-	0.0126
D	15.800	-	16.000	0.6220	-	0.6299
D1	9.400	-	9.800	0.3701	-	0.3858
D2	-	1.000	-	-	0.0394	-
E	13.900	-	14.500	0.5472	-	0.5709
E1	10.900	-	11.100	0.4291	-	0.4370
E2	-	-	2.900	-	-	0.1142
E3	5.800	-	6.200	0.2283	-	0.2441
E4	2.900	-	3.200	0.1142	-	0.1260
e	-	0.650	-	-	0.0256	-
e3	-	11.050	-	-	0.4350	-
G	0	-	0.075	0	-	0.0031
H	15.500	-	15.900	0.6102	-	0.6260
h	-	-	1.100	-	-	0.0433
L	0.800	-	1.100	0.0315	-	0.0433
N	-	-	10	-	-	10
s	-	-8	-	-	-8	-

OUTLINE AND MECHANICAL DATA



PowerSO36 (SLUG UP)

- (1) "D and E1" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm (0.006").
- (2) No intrusion allowed inwards the leads.



7183931 G
GAPGPS00098

12 Revision history

Table 13. Document revision history

Date	Revision	Changes
08-Apr-2011	1	Initial release.
24-May-2011	2	Changed from 40 to 45 W the minimum value of the output power at $R_L = 2 \Omega$ and THD 10 %; see Table 5: Electrical characteristics on page 11 .
25-May-2011	3	Updated Section 4.1: Turn-on diagnostic on page 17 .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

