

## POWER MONITORING AND SWITCHING CONTROLLER FOR 3.3-V SRAM

### FEATURES

- Power Monitoring and Switching for Non-Volatile Control of SRAMs
- Input Decoder Allows Control of 1 or 2 Banks of SRAM
- Write-Protect Control
- 3-V Primary Cell Input
- 3.3-V Operation
- Reset Output for System Power-On Reset
- Less than 20-ns Chip Enable Propagation Delay
- Small 16-Lead TSSOP Package

### APPLICATIONS


- NVSRAM Modules
- Point-of-Sale Systems
- Facsimile, Printers and Photocopiers
- Internet Appliances
- Servers
- Medical Instrumentation and Industrial Products

### DESCRIPTION

The CMOS bq2205 SRAM non-volatile controller with reset provides all the necessary functions for converting one or two banks of standard CMOS SRAM into non-volatile read/write memory.

A precision comparator monitors the 3.3-V VCC input for an out-of-tolerance condition. When out-of-tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect both banks of SRAM.

Power for the external SRAMs, VOUT, is switched from the VCC supply to the battery-backup supply as VCC decays. On a subsequent power-up, the VOUT supply is automatically switched from the backup supply to the VCC supply. The external SRAMs are write-protected until a power-valid condition exists. The reset output provides power-fail and power-on resets for the system. During power-valid operation, the input decoder, A, selects one of two banks of SRAM.



UDG-03129



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**ORDERING INFORMATION**

| T <sub>A</sub> | OPERATION | PART NUMBER <sup>(1)</sup> | SYMBOL   |
|----------------|-----------|----------------------------|----------|
| -20°C to 70°C  | 3.3 V     | bq2205LYPW                 | bq2205LY |

(1) The PW package is available taped and reeled. Add an R suffix to the device type (i.e. bq2205LYPWR) to order quantities of 2,000 devices per reel.

**ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(2)</sup>

|  | bq2205LY                                 | UNIT                          |
|--|--|-------------------------------|
| Input voltage range  | V <sub>CC</sub> , (wrt V <sub>SS</sub> ) | -0.3 to 6.0                   |
|  | B <sub>CP</sub> , (wrt V <sub>SS</sub> ) | -0.3 to 4.5                   |
|  | all other pins, (wrt V <sub>SS</sub> )   | -0.3 to V <sub>CC</sub> + 0.3 |
| Operating temperature range, T <sub>A</sub>                  | -20 to 70                                | °C                            |
| Storage temperature, T <sub>stg</sub>                        | -55 to 125                               |                               |
| Temperature under bias, T <sub>Jbias</sub>                   | -40 to 85                                |                               |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 300                                      |                               |

(2) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

|   | MIN  | MAX                   | UNIT |
|---|------|-----------------------|------|
| Supply voltage, V <sub>CC</sub>                                   | 3.0  | 3.6                   | V    |
| Supply voltage from backup cell, V <sub>BC</sub>                  | 2.0  | 4.0                   |      |
| Low-level input voltage, V <sub>IL</sub>                          | -0.3 | 0.8                   |      |
| High-level input voltage, V <sub>IH</sub>                         | 2.2  | V <sub>CC</sub> + 0.3 |      |
| $\overline{\text{RST}}$ low-level input voltage, V <sub>IL</sub>  | -0.3 | 0.4                   |      |
| $\overline{\text{RST}}$ high-level input voltage, V <sub>IH</sub> | 2.2  | V <sub>CC</sub> + 0.3 |      |
| Operating temperature range, T <sub>A</sub>                       | -20  | 70                    | °C   |

**ELECTRICAL CHARACTERISTICS**(T<sub>A</sub> = 25°C, V<sub>CC</sub>(min) ≤ V<sub>CC</sub> ≤ V<sub>CC</sub>(max) unless otherwise noted)

| PARAMETER   | TEST CONDITIONS   | MIN                  | TYP              | MAX                   | UNIT |
|---|---|----------------------|------------------|-----------------------|------|
| VCC supply current, I <sub>CC</sub> (VCC)   | V <sub>BC</sub> > V <sub>CC</sub> (MIN)<br>CE = low<br>CECONX = 0 mA                        |                      | 210              | 500                   | μA   |
| Backup Battery Supply Current, I <sub>CC</sub> (BC)                               | V <sub>BC</sub> > V <sub>BC</sub> (MIN), V <sub>CC</sub> = 0 V<br>CE = low<br>CECONX = 0 mA |                      | 50               | 150                   | nA   |
| Output voltage (VOUT)   | I(VOUT) = 80 mA, V <sub>CC</sub> > V(SO)  | V <sub>CC</sub> -0.3 |                  |                       | V    |
|   | I(VOUT) = 100 μA, V <sub>CC</sub> < V(SO)   | V <sub>BC</sub> -0.3 |                  |                       |      |
| Power fail detect voltage, V <sub>PFD</sub>                                       |   | 2.85                 | 2.9              | 2.95                  |      |
| Supply switch-over voltage, V <sub>SO</sub>                                       | V <sub>BC</sub> > V(PFD)  |                      | V <sub>PFD</sub> |                       |      |
|   | V <sub>BC</sub> < V(PFD)  |                      | V <sub>BC</sub>  |                       |      |
| RST output voltage  | I(RST) = 1 mA   |                      |                  | 0.4                   |      |
| BW output voltage   | I(BW) = 1 mA  |                      |                  | 0.4                   |      |
| Input leakage current on A and CE pins  |   | -1                   |                  | 1                     | μA   |
| V <sub>oh</sub> CE <sub>con1,2</sub>  | I <sub>oh</sub> = 0.5 mA  |                      | 2.4              |                       | V    |
| V <sub>ol</sub> CE <sub>con1,2</sub>  | I <sub>ol</sub> = 2.0 mA  |                      | 0.4              |                       |      |
| Battery warning level V <sub>BW</sub>   | (1)   |                      |                  | 0.677xV <sub>CC</sub> |      |
| <b>Capacitance</b>  |   |                      |                  |                       |      |
| Output capacitance  | VOUT = 0 V  |                      |                  | 7                     | pF   |
| Input capacitance   | VOUT = 0 V  |                      |                  | 5                     |      |
| <b>Power-Down and Power-Up Timing, Refer to Figure 1 through 3</b>                |   |                      |                  |                       |      |
| VCC slew rate fall time, t <sub>F</sub>   | 3.0 V to 0.0 V  | 300                  |                  |                       | μs   |
| VCC slew rate rise time, t <sub>R</sub>   | V <sub>SO</sub> to V <sub>PFD</sub> (max)   | 100                  |                  |                       |      |
| V <sub>PFD</sub> to RST active, t <sub>RST</sub><br>(reset active timeout period) |   | 30                   |                  | 85                    | ms   |
| Chip-enable recovery time, t <sub>CER</sub>                                       | (2)   | 30                   |                  | 85                    |      |
| Chip-enable propagation delay time to external SRAM, t <sub>CED</sub>             | See Figure 2  |                      | 15               | 25                    | ns   |
| Push-button low time, t <sub>PBL</sub>  | RST pin   |                      | 1                |                       | μs   |

(1) Battery warning level is detected on power up and the BW pin is latched at t<sub>CER</sub> time after V<sub>CC</sub> passes through V<sub>PFD</sub> on power up.(2) Time during which external SRAM is write protected after V<sub>CC</sub> passes through V<sub>PFD</sub> on power up.

AC TEST CONDITIONS, INPUT PULSE LEVELS  $0\text{ V} \leq V_{IN} \leq 3\text{ V}$ ,  $t_R = t_F = 5\text{ NS}$




Figure 1. Output Load




Figure 2. Power-Down/Power-Up Timing Diagram





Figure 3. Push-Button Reset Timing

## TERMINAL FUNCTIONS

| NAME                       | TERMINAL   | I/O | DESCRIPTION                                      |
|----------------------------|------------|-----|--|
|                            | bq2205LY   |     |  |
| A                          | 1          | I   | SRAM bank select input                           |
| BC <sub>P</sub>            | 9          | I   | Backup supply input                              |
| $\overline{\text{BW}}$     | 15         | O   | Battery warning output (open-drain)              |
| $\overline{\text{CE}}$     | 11         | I   | Chip enable input (active low)                   |
| $\overline{\text{CECON1}}$ | 10         | O   | Conditioned chip enable output 1                 |
| $\overline{\text{CECON2}}$ | 14         | O   | Conditioned chip enable output 2                 |
| N/C                        | 2, 3, 6, 7 | –   | No connect. These pins must be left floating.    |
| $\overline{\text{RST}}$    | 16         | O   | Power-up reset to system CPU output (open-drain) |
| V <sub>CC</sub>            | 12         | I   | Main supply input                                |
| V <sub>OUT</sub>           | 13         | O   | SRAM supply output                               |
| V <sub>SS</sub>            | 4, 5, 8    | –   | Ground input                                     |

PW PACKAGE  
(TOP VIEW)

N/C no connection

## FUNCTIONAL DESCRIPTION

Two banks of CMOS static RAM can be battery-backed using the VOUT and conditioned chip-enable output pins from the bq2205. As the voltage input VCC slews down during a power failure, the two-conditioned chip enable outputs,  $\overline{\text{CE}}_{\text{CON1}}$  and  $\overline{\text{CE}}_{\text{CON2}}$ , are forced inactive independent of the chip enable input,  $\overline{\text{CE}}$ . This activity unconditionally write-protects the external SRAM as VCC falls to an out-of-tolerance threshold  $V_{\text{PFD}}$ . As the supply continues to fall past  $V_{\text{PFD}}$ , an internal switching device forces VOUT to the backup energy source.  $\overline{\text{CE}}_{\text{CON1}}$  and  $\overline{\text{CE}}_{\text{CON2}}$  are held high by the VOUT energy source.

During power-up, VOUT is switched back to the 3.3-V supply as VCC rises above the backup cell input voltage sourcing VOUT. Outputs  $\overline{\text{CE}}_{\text{CON1}}$  and  $\overline{\text{CE}}_{\text{CON2}}$  are held inactive for time  $t_{\text{CER}}$  after the power supply has reached  $V_{\text{PFD}}$ , independent of the  $\overline{\text{CE}}$  input, to allow for processor stabilization.

During power-valid operation, the  $\overline{\text{CE}}$  input is passed through to one of the two  $\overline{\text{CE}}_{\text{CONx}}$  outputs with a propagation delay of less than  $t_{\text{CED}}$ . The  $\overline{\text{CE}}$  input is output on one of the two  $\overline{\text{CE}}_{\text{CONx}}$  output pins; depending on the level of bank select input A. See truth table below.

Table 1. Truth Table

| INPUT                  |   | OUTPUT                               |                                      |
|------------------------|---|--------------------------------------|--------------------------------------|
| $\overline{\text{CE}}$ | A | $\overline{\text{CE}}_{\text{CON1}}$ | $\overline{\text{CE}}_{\text{CON2}}$ |
| H                      | x | H                                    | H                                    |
| L                      | L | L                                    | H                                    |
| L                      | H | H                                    | L                                    |

Bank select input A is usually tied to a high-order address pin so that a large nonvolatile memory can be designed using lower-density memory devices. Non-volatility and decoding are achieved by hardware hookup as shown in the application diagram.

The  $\overline{\text{RST}}$  output can be used as the power-on reset for a microprocessor. Access to the external RAM may begin when  $\overline{\text{RST}}$  returns inactive.

## BATTERY BACKUP INPUT

Backup energy source,  $\text{BC}_\text{P}$  input is provided on the bq2205 for use with an external primary cell. The primary cell input is designed to accept any 3-V primary battery (non-rechargeable), typically some type of lithium chemistry.

## Power-Down and Power-Up Cycle

The bq2205 continuously monitors VCC for out-of-tolerance. During a power failure, when VCC falls below  $V_{\text{PFD}}$ , the bq2205 write-protects the external SRAM. The power source is switched to  $\text{BC}_\text{P}$  when  $V_{\text{CC}}$  is less than  $V_{\text{PFD}}$  and  $\text{BC}_\text{P}$  is greater than  $V_{\text{PFD}}$ , or when  $V_{\text{CC}}$  is less than  $\text{BC}_\text{P}$  and  $\text{BC}_\text{P}$  is less than  $V_{\text{PFD}}$ . When VCC is above  $V_{\text{PFD}}$ , the power source is  $V_{\text{CC}}$ . Write-protection continues for  $t_{\text{CER}}$  time after VCC rises above  $V_{\text{PFD}}$ .

An external CMOS static RAM is battery-backed using the VOUT and chip enable output pins from the bq2205. As the voltage input  $V_{\text{CC}}$  slews down during a power failure, the chip enable output,  $\overline{\text{CE}}_{\text{CONx}}$ , is forced inactive independent of the chip enable input  $\overline{\text{CE}}$ .

As the supply continues to fall past  $V_{\text{PFD}}$ , an internal switching device forces VOUT to the external backup energy source.  $\overline{\text{CE}}_{\text{CONx}}$  is held high by the VOUT energy source.

---

## FUNCTIONAL DESCRIPTION

During power up, VOUT is switched back to the main supply as VCC rises above the backup cell input voltage sourcing VOUT. If  $V_{PFD} < BC_P$  on the bq2205 the switch to the main supply occurs at  $V_{PFD}$ .  $\overline{CE}_{CONx}$  is held inactive for time  $t_{CER}$  after the power supply has reached  $V_{PFD}$ , independent of the CE input, to allow for processor stabilization.

### Power-On Reset

The bq2205 provides a power-on reset, which pulls the  $\overline{RST}$  pin low on power down and remains low on power up for  $t_{RST}$  after  $V_{CC}$  passes  $V_{PFD}$ . With valid battery voltage on  $BC_P$ ,  $\overline{RST}$  remains valid for  $V_{CC} = V_{SS}$ . The pull-up resistor on this pin should not exceed 10 k $\Omega$  if a push button reset is used.

### Battery Low Warning

The bq2205 checks the battery voltage on power-up. The threshold for the battery warning comparator is  $V_{BW}$ , and a low level is sensed after power valid on each power up and latched after  $t_{CER}$  time. The latched value is presented at  $\overline{BW}$  pin where a low indicates a low battery.

---

## APPLICATION INFORMATION

### PCB LAYOUT INFORMATION

It is important to pay special attention to the PCB layout. The following provides some guidelines:


- To obtain optimal performance, the decoupling capacitor from input terminals to  $V_{SS}$  should be placed as close as possible to the bq2205, with short trace runs to both signal and  $V_{SS}$  pins.
- All low-current  $V_{SS}$  connections should be kept separate from the high-current paths from the inputs supplies. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.

MECHANICAL DATA

PW (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



| DIM \ PINS ** | 8    | 14   | 16   | 20   | 24   | 28   |
|---------------|------|------|------|------|------|------|
| A MAX         | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN         | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153



**PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| BQ2205LYPW       | ACTIVE                | TSSOP        | PW              | 16   | 90          | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| BQ2205LYPWG4     | ACTIVE                | TSSOP        | PW              | 16   | 90          | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| BQ2205LYPWWR     | ACTIVE                | TSSOP        | PW              | 16   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |
| BQ2205LYPWWRG4   | ACTIVE                | TSSOP        | PW              | 16   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM           |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| <b>Products</b>    |  | <b>Applications</b> |  |
|--------------------|--|---------------------|--|
| Amplifiers         | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             | Audio               | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Data Converters    | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     | Automotive          | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| DSP                | <a href="http://dsp.ti.com">dsp.ti.com</a>                         | Broadband           | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Interface          | <a href="http://interface.ti.com">interface.ti.com</a>             | Digital Control     | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Logic              | <a href="http://logic.ti.com">logic.ti.com</a>                     | Military            | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Power Mgmt         | <a href="http://power.ti.com">power.ti.com</a>                     | Optical Networking  | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Microcontrollers   | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> | Security            | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
| Low Power Wireless | <a href="http://www.ti.com/lpw">www.ti.com/lpw</a>                 | Telephony           | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
|                    |  | Video & Imaging     | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
|                    |  | Wireless            | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated

[www.BDTIC.com/TI](http://www.BDTIC.com/TI)