

SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006


#### **FEATURES**

- 1.8-V, 2.7-V, and 5-V Specifications
- Rail-to-Rail Output Swing
  - $-600-\Omega$  Load . . . 80 mV From Rail
  - 2-k $\Omega$  Load . . . 30 mV From Rail
- V<sub>ICR</sub> . . . 200 mV Beyond Rails
- Gain Bandwidth . . . 1.4 MHz
- Supply Current . . . 100 μA/Amplifier
- Max V<sub>IO</sub> . . . 4 mV
- Space-Saving Packages
  - LMV931: SOT-23 and SC-70
  - LMV932: MSOP and SOIC
  - LMV934: SOIC and TSSOP


#### **APPLICATIONS**

- Industrial (Utility/Energy Metering)
- Automotive
- Communications (Optical Telecom, Data/Voice Cable Modems)
- Consumer Electronics (PDAs, PCs, CDR/W, Portable Audio)
- Supply-Current Monitoring
- Battery Monitoring


# LMV931...DBV (SOT-23-5) OR DCK (SC-70) PACKAGE (TOP VIEW)



LMV932...D (SOIC) OR DGK (VSSOP/MSOP) PACKAGE (TOP VIEW)



# LMV934...D (SOIC) OR PW (TSSOP) PACKAGE (TOP VIEW)



#### **DESCRIPTION/ORDERING INFORMATION**

#### **ORDERING INFORMATION**

T <sub>A</sub>		PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING(2)
		SOT-23 – DBV	Reel of 3000	LMV931IDBVR	RBB_
	Cinala	301-23 - DBV	Reel of 250	LMV931IDBVT	PREVIEW
	Single	SC-70 – DCK	Reel of 3000	LMV931IDCKR	RB_
		30-70 - DOK	Reel of 250	LMV931IDCKT	PREVIEW
	Dual	MSOP/VSSOP – DGK	Reel of 2500	LMV932IDGKR	RD_
–40°C to 125°C		W3OF/V33OF - DGR	Reel of 250	LMV932IDGKT	PREVIEW
-40°C to 125°C		SOIC - D	Tube of 75	LMV932ID	MV(022)
			Reel of 2500	LMV932IDR	MV932I
		SOIC – D	Tube of 50	LMV934ID	LMV934I
	Quad	201C - D	Reel of 2500	LMV934IDR	LIVIV934I
	Quad	TSSOP – PW	Tube of 90	LMV934IPW	M)/024I
		13307 - PW	Reel of 2000	LMV934IPWR	MV934I

- (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
- (2) DBV/DCK/DGK: The actual top-side marking has one additional character that designates the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**


The LMV93x devices are low-voltage low-power operational amplifiers that are well suited for today's low-voltage and/or portable applications. Specified for operation of 1.8 V to 5 V, they can be used in portable applications that are powered from a single-cell Li-ion or two-cell batteries. They have rail-to-rail input and output capability for maximum signal swings in low-voltage applications. The LMV93x input common-mode voltage extends 200 mV beyond the rails for increased flexibility. The output can swing rail-to-rail unloaded and typically can reach 80 mV from the rails, while driving a  $600-\Omega$  load (at 1.8-V operation).

During 1.8-V operation, the devices typically consume a quiescent current of 103  $\mu$ A per channel, and yet they are able to achieve excellent electrical specifications, such as 101-dB open-loop DC gain and 1.4-MHz gain bandwidth. Furthermore, the amplifiers offer good output drive characteristics, with the ability to drive a 600- $\Omega$  load and 1000-pF capacitance with minimal ringing.

The LMV93x devices are offered in the latest packaging technology to meet the most demanding space-constraint applications. The LMV931 is offered in standard SOT-23 and SC-70 packages. The LMV932 is available in the traditional MSOP and SOIC packages. The LMV934 is available in the traditional SOIC and TSSOP packages.

The LMV93x devices are characterized for operation from –40°C to 125°C, making the part universally suited for commercial, industrial, and automotive applications.

#### SIMPLIFIED SCHEMATIC





SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006

## **Absolute Maximum Ratings**(1)

over free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage <sup>(2)</sup>			5.5	V
V <sub>ID</sub>	Differential input voltage (3)		Supply vo	oltage	
V <sub>I</sub>	Input voltage range, either input	put voltage range, either input			
	Duration of output short circuit (one ampli	fier) to V <sub>CC±</sub> <sup>(4)(5)</sup>	Unlimit	ted	
		D package (8 pin)		97	
	D. J. a. a. H. a. a. J. a. a. (5)(6)	D package (14 pin)		86	
0		DBV package		206	°C/M
$\theta_{JA}$	Package thermal impedance (5) (6)	DCK package		252	°C/W
		DGK package		172	
		PW package		113	
T <sub>J</sub>	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C


- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and V<sub>CC</sub> specified for the measurement of I<sub>OS</sub>) are with respect to the network GND.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Applies to both single-supply and split-supply operation. Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability.
- (5) Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

#### **Recommended Operating Conditions**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage ( $V_{CC+} - V_{CC-}$ )	1.8	5	V
Τ <sub>Λ</sub>	Operating free-air temperature	-40	125	°C

#### **ESD Protection**

	TYP	UNIT
Human-Body Model	2000	٧
Machine Model	200	٧





#### **Electrical Characteristics**

 $\rm V_{CC+} = 1.8~V,~V_{CC-} = 0~V,~V_{IC} = V_{CC+}/2,~V_O = V_{CC+}/2,~and~R_L > 1~M\Omega~(unless~otherwise~noted)$ 

	PARAMETE	R	TEST COND	ITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
			LM\/024 (ain ala)		25°C		1	4		
.,	land offerstoo	-11	LMV931 (single)		Full range			6		
$V_{IO}$	Input offset v	oitage	LM\(000 (dal) LM\(00	) ( (	25°C		1	5.5	mV	
			LMV932 (dual), LMV93	34 (quad)	Full range			7.5		
$\alpha_{V_{IO}}$	Average temposers of coefficient of offset voltage	input			25°C		5.5		μV/°C	
			$V_{IC} = V_{CC+} - 0.8 \text{ V}$		25°C		15	35		
$I_{IB}$	Input bias cu	rrent			25°C			65	nA	
					Full range			75	<u> </u>	
	Innut offeet o				25°C		13	25	~ ^	
I <sub>IO</sub>	Input offset c	urrent			Full range			40	nA	
	Supply curre	nt			25°C		103	185		
I <sub>CC</sub>	(per channel)				Full range			205	μΑ	
					25°C	60	78			
CMRR	Common-mode		$0 \le V_{IC} \le 0.6 \text{ V}, 1.4 \text{ V}$	≤ V <sub>IC</sub> ≤ 1.8 V	-40°C to 85°C	55			٩B	
CIVIKK	rejection ratio	)	$0.2 \le V_{IC} \le 0.6 \text{ V}, 1.4 \text{ V}$	/ ≤ V <sub>IC</sub> ≤ 1.6 V	–40°C to 125°C	55			dB	
			$-0.2 \le V_{IC} \le 0 \text{ V}, 1.8 \text{ V}$	$\leq$ $V_{IC} \leq$ 2 $V$	25°C	50	72			
k	Supply-voltag	ge	191/21/251/1/	- 0 F V	25°C	75	100		٩D	
k <sub>SVR</sub>	rejection ratio		$1.8 \text{ V} \le \text{V}_{\text{CC+}} \le 5 \text{ V}, \text{ V}_{\text{IC}}$	5 = 0.5 V	Full range	70			dB	
					25°C	V <sub>CC</sub> 0.2	-0.2 to 2.1	V <sub>CC+</sub> + 0.2		
$V_{ICR}$	Common-mode  CR input voltage range		CMRR ≥ 50 dB		–40°C to 85°C	V <sub>CC</sub> -		V <sub>CC+</sub>	V	
	p ar venage							V <sub>CC+</sub> - 0.2		
			4	$R_L = 600 \Omega$	25°C	77	101			
		LMV931		to 0.9 V	Full range	73				
		LIVIV931		$R_L = 2 k\Omega$	25°C	80	105			
٨	Large-signal		$V_0 = 0.2 \text{ V to } 1.6 \text{ V},$	to 0.9 V	Full range	75			dB	
$A_V$	voltage gain		$V_{IC} = 0.5 \text{ V}$	$R_L = 600 \Omega$	25°C	75	90		иь	
		LMV932,		to 0.9 V	Full range	72				
		LMV934		$R_L = 2 k\Omega$	25°C	78	100			
				to 0.9 V	Full range	75				
				I limb lavel	25°C	1.65	1.72			
			$R_L = 600 \Omega \text{ to } 0.9 \text{ V},$	High level	Full range	1.63				
			$V_{ID} = \pm 100 \text{ mV}$		25°C		0.077	0.105		
.,	0			Low level	Full range			0.120	.,	
Vo	Output swing			I Cale Journ	25°C	1.75	1.77		V	
			$R_1 = 2 k\Omega$ to 0.9 V,	High level	Full range	1.74				
			$V_{ID} = \pm 100 \text{ mV}$		25°C		0.024	0.035		
				Low level	Full range			0.040		
			V <sub>O</sub> = 0 V,		25°C	4	8			
	Output short-	circuit	$V_{ID} = 100 \text{ mV}$	Sourcing	Full range	3.3			mA	
Ios	current		V <sub>O</sub> = 1.8 V,		25°C	7	9			
	56.75.11	,	N SIIINIIU	Full range	5			-		




SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006

## **Electrical Characteristics (continued)**

 $\rm V_{CC+} = 1.8~V,~V_{CC-} = 0~V,~V_{IC} = V_{CC+}/2,~V_O = V_{CC+}/2,~and~R_L > 1~M\Omega~(unless~otherwise~noted)$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
GBW	Gain bandwidth product		25°C		1.4		MHz
SR	Slew rate <sup>(1)</sup>		25°C		0.35		V/μS
$\Phi_{m}$	Phase margin		25°C		67		0
	Gain margin		25°C		7		dB
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, V <sub>IC</sub> = 0.5 V	25°C		60		nV/√ <del>Hz</del>
In	Equivalent input noise current	f = 1 kHz	25°C		0.06		pA/√ <del>Hz</del>
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 1, R_L = 600 \Omega, V_{ID} = 1 V_{p-p}$	25°C		0.023		%
	Amplifier-to-amplifier isolation (2)		25°C		123		dB

Number specified is the slower of the positive and negative slew rates. Input referred,  $V_{CC+} = 5 \text{ V}$  and  $R_L = 100 \text{ k}\Omega$  connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce  $V_{O} = 3 V_{p-p}$ .





#### **Electrical Characteristics**

 $\rm V_{CC+} = 2.7~V,~V_{CC-} = 0~V,~V_{IC} = V_{CC+}/2,~V_O = V_{CC+}/2,~and~R_L > 1~M\Omega~(unless~otherwise~noted)$ 

	PARAMETER	!	TEST CONDI	TIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
			I M\/031 (single)		25°C		1	4		
\/	Input offeet	ltage	LMV931 (single)		Full range			6	m\/	
V <sub>IO</sub>	Input offset vo	ııay <del>e</del>	LMV932 (dual), LMV93	SV (driad)	25°C		1	5.5	mV	
			LIVIV932 (dual), LIVIV93	o+ (quau)	Full range			7.5		
$\alpha_{V_{IO}}$	Average tempor coefficient of in offset voltage				25°C		5.5		μV/°C	
			$V_{IC} = V_{CC+} - 0.8 \text{ V}$		25°C		15	35		
$I_{IB}$	Input bias curr	ent			25°C			65	nA	
					Full range			75		
l <sub>io</sub>	Input offset cu	rrent			25°C		8	25	nA	
I <sub>IO</sub>	input onset cu	TI CITE			Full range			40	11/4	
laa	Supply current				25°C		105	190	μΑ	
I <sub>CC</sub>	(per channel)				Full range			210	μΑ	
					25°C	60	81		-	
CMPP	CMRR Common-mode rejection ratio		$0 \le V_{IC} \le 1.5 \text{ V}, 2.3 \text{ V} \le 1.5 \text{ V}$	≤ V <sub>IC</sub> ≤ 2.7 V	−40°C to 85°C	55			dB	
OWNER			$0.2 \le V_{IC} \le 1.5 \text{ V}, 2.3 \text{ V}$	$V \leq V_{IC} \leq 2.5 \text{ V}$	-40°C to 125°C	55			QD.	
			$-0.2 \le V_{IC} \le 0 \text{ V}, 2.7 \text{ V}$	25°C	50	74				
k	Supply-voltage		$1.8 \text{ V} \le \text{V}_{\text{CC+}} \le 5 \text{ V}, \text{ V}_{\text{IC}} = 0.5 \text{ V}$		25°C	75	100		dB	
k <sub>SVR</sub>	rejection ratio		1.0 v ≤ v <sub>CC+</sub> ≤ 5 v, v <sub>IC</sub>	5 = 0.5 V	Full range	70			uБ	
	Common-mode input V <sub>ICR</sub> voltage range				25°C	V <sub>CC</sub> 0.2	-0.2 to 3	V <sub>CC+</sub> + 0.2		
$V_{ICR}$			CMRR ≥ 50 dB		−40°C to 85°C	V <sub>CC</sub> -		V <sub>CC+</sub>	V	
	vollago rango				–40°C to 125°C	V <sub>CC</sub> -+ 0.2		V <sub>CC+</sub> - 0.2		
		LMV931	MV931	$R_L = 600 \Omega$	25°C	87	104			
				to 1.35 V $R_L = 2 k\Omega$	Full range	86			_	
					25°C	92	110			
^	Large-signal		V 0.2 V/to 2.5 V/	to 1.35 V	Full range	91			٩D	
$A_V$	voltage gain		$V_0 = 0.2 \text{ V to } 2.5 \text{ V}$	$R_L = 600 \Omega$	25°C	78	90		dB	
		LMV932,		to 1.35 V	Full range	75				
		LMV934		$R_L = 2 k\Omega$	25°C	81	100			
				to 1.35 V	Full range	78				
		•		High laws	25°C	2.55	2.62			
			$R_L = 600 \Omega \text{ to } 1.35 \text{ V},$	High level	Full range	2.53				
			$V_{ID} = \pm 100 \text{ mV}$	1 1	25°C		0.083	0.11		
. ,	<b>.</b>			Low level	Full range			0.13		
Vo	Output swing				25°C	2.65	2.675		V	
			$R_1 = 2 k\Omega \text{ to } 1.35 \text{ V},$	High level	Full range	2.64				
			$V_{ID} = \pm 100 \text{ mV}$		25°C		0.025	0.04		
				Low level	Full range			0.045	1	
			V <sub>O</sub> = 0 V,		25°C	20	30			
	Output short-c	ircuit	$V_{ID} = 100 \text{ mV}$	Sourcing	Full range	15			^	
los	current	ii ouit	V <sub>0</sub> = 2.7 V	V		18	25		mA	
		V	Sinking	25°C Full range	12					
GBW	Gain bandwidt	h product	_		25°C		1.4		MHz	



SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006


## **Electrical Characteristics (continued)**

 $\rm V_{CC+} = 2.7~V,~V_{CC-} = 0~V,~V_{IC} = V_{CC+}/2,~V_O = V_{CC+}/2,~and~R_L > 1~M\Omega~(unless~otherwise~noted)$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
SR	Slew rate <sup>(1)</sup>		25°C	0.4	•	V/μS
$\Phi_{m}$	Phase margin		25°C	70	1	0
	Gain margin		25°C	7.5		dB
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, V <sub>IC</sub> = 0.5 V	25°C	57		nV/√ <del>Hz</del>
In	Equivalent input noise current	f = 1 kHz	25°C	0.082		pA/√ <del>Hz</del>
THD	Total harmonic distortion	$ f = 1 \text{ kHz}, A_V = 1, R_L = 600 \ \Omega, $ $V_{ID} = 1 \ V_{p-p} $	25°C	0.022		%
	Amplifier-to-amplifier isolation <sup>(2)</sup>		25°C	123		dB

<sup>(1)</sup> Number specified is the slower of the positive and negative slew rates.

<sup>(2)</sup> Input referred, V<sub>CC+</sub> = 5 V and R<sub>L</sub> = 100 kΩ connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce V<sub>O</sub> = 3 V<sub>p-p</sub>.





#### **Electrical Characteristics**

 $\rm V_{CC+} = 5~V,~V_{CC-} = 0~V,~V_{IC} = V_{CC+}/2,~V_O = V_{CC+}/2,~and~R_L > 1~M\Omega~(unless~otherwise~noted)$ 

	PARAMETER	₹	TEST CONDI	TIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT			
		-	LM\/024 (circle)		25°C		1	4				
			LMV931 (single)		Full range			6				
$V_{IO}$	Input offset v	oltage	1.	24 ( 1)	25°C		1	5.5	mV			
			LMV932 (dual), LMV934 (quad)		Full range			7.5				
$\alpha_{V_{\text{IO}}}$	Average temposers of coefficient of offset voltage	input			25°C		5.5		μV/°C			
	<del>-</del>		$V_{IC} = V_{CC+} - 0.8 \text{ V}$		25°C		15	35				
I <sub>IB</sub>	Input bias cu	rrent			25°C			65	nA			
.5				Full range			75					
_					25°C		9	25				
I <sub>IO</sub>	Input offset c	urrent			Full range			40	nA			
	Supply current				25°C		116	210				
I <sub>CC</sub>	(per channel)				Full range			230	μΑ			
					25°C	60	86					
	Common-mode rejection ratio		$0 \le V_{IC} \le 3.8 \text{ V}, 4.6 \text{ V} \le V_{IC} \le 5 \text{ V}$		-40°C to 85°C	55			_			
CMRR			$0.3 \le V_{IC} \le 3.8 \text{ V}, 4.6 \text{ V}$	V ≤ V <sub>IC</sub> ≤ 4.7 V	-40°C to 125°C	55			dB			
			$-0.2 \le V_{IC} \le 0 \text{ V}, 5 \text{ V} \le$	V <sub>IC</sub> ≤ 5.2 V	25°C	50	78					
	Supply-voltag	ie	101/11/	0.51/	25°C	75	100		i.			
k <sub>SVR</sub>	rejection ratio		1.8 $V \le V_{CC+} \le 5 V, V_{IC}$	$_{\rm C} = 0.5 \text{ V}$	Full range	70			dB			
					25°C	V <sub>CC</sub> 0.2	-0.2 to 5.3	V <sub>CC+</sub> + 0.2				
	Common-mo		CMRR ≥ 50 dB	CMRR ≥ 50 dB		V <sub>CC</sub> -		V <sub>CC+</sub>	V			
	voltage range	-		-40°C to 125°C	V <sub>CC</sub> + 0.3		V <sub>CC+</sub> - 0.3					
							$R_L = 600 \Omega$	25°C	88	102		
					to 2.5 V	Full range	87					
		LMV931		$R_L = 2 k\Omega$	25°C	94	113					
	Large-signal			to 2.5 V	Full range	93						
$A_V$	voltage gain		$V_0 = 0.2 \text{ V to } 4.8 \text{ V}$	R <sub>L</sub> = 600 Ω	25°C	81	90		dB			
		LMV932,		to 2.5 V	Full range	78						
		LMV934		$R_L = 2 k\Omega$	25°C	85	100					
				to 2.5 V	Full range	82						
					25°C	4.855	4.89					
			$R_L = 600 \Omega \text{ to } 2.5 \text{ V},$	High level	Full range	4.835						
			$V_{ID} = \pm 100 \text{ mV}$		25°C		0.12	0.16				
				Low level	Full range		****	0.18				
$V_{O}$	Output swing				25°C	4.945	4.967	00	V			
			D 210 to 25 V	High level	Full range	4.935	4.001					
			$R_L = 2 \text{ k}\Omega \text{ to } 2.5 \text{ V},$ $V_{ID} = \pm 100 \text{ mV}$		25°C	7.000	0.037	0.065				
				Low level	Full range		0.001	0.005	_			
					25°C	80	100	0.075				
			$V_0 = 0 \text{ V},$ $V_{1D} = 100 \text{ mV}$	Sourcing		68	100					
los	Output short- current	cırcuit	V <sub>ID</sub> = 100 mV Fu	Full range		0.5		mA				
	ouriont	$V_{O} = 5 V$	Sinking	25°C	58	65						
		SIIIKIIU	Full range	45								



SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006

## **Electrical Characteristics (continued)**

 $V_{CC+} = 5~V,~V_{CC-} = 0~V,~V_{IC} = V_{CC+}/2,~V_O = V_{CC+}/2,~\text{and}~R_L > 1~M\Omega~\text{(unless otherwise noted)}$ 


	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
GBW	Gain bandwidth product		25°C	1.5		MHz
SR	Slew rate <sup>(1)</sup>		25°C	0.42		V/µS
$\Phi_{m}$	Phase margin		25°C	71		0
	Gain margin		25°C	8		dB
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, V <sub>IC</sub> = 0.5 V	25°C	50		nV/√ <del>Hz</del>
In	Equivalent input noise current	f = 1 kHz	25°C	0.07		pA/√ <del>Hz</del>
THD	Total harmonic distortion	$ f = 1 \text{ kHz}, \ A_V = 1, \ R_L = 600 \ \Omega, $ $V_{ID} = 1 \ V_{p-p} $	25°C	0.022		%
	Amplifier-to-amplifier isolation (2)		25°C	123		dB

Number specified is the slower of the positive and negative slew rates. Input referred,  $V_{CC+} = 5 \text{ V}$  and  $R_L = 100 \text{ k}\Omega$  connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce  $\dot{V_{O}} = 3 \ V_{p-p}$ .



#### TYPICAL CHARACTERISTICS

 $V_{CC+} = 5 \text{ V}$ , Single Supply,  $T_A = 25^{\circ}\text{C}$  (unless otherwise specified)







Figure 1.



SINK CURRENT vs OUTPUT VOLTAGE

Figure 2.





Figure 3.


Figure 4.

SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006

#### **TYPICAL CHARACTERISTICS (continued)**

 $V_{CC+} = 5 \text{ V}$ , Single Supply,  $T_A = 25^{\circ}\text{C}$  (unless otherwise specified)





# SHORT-CIRCUIT CURRENT (SINK)




Figure 7.

SHORT-CIRCUIT CURRENT (SOURCE)

Figure 6.




Figure 8.



 $V_{CC+} = 5 \text{ V}$ , Single Supply,  $T_A = 25^{\circ}\text{C}$  (unless otherwise specified)

#### 1.8-V FREQUENCY RESPONSE




Figure 9.

#### **5-V FREQUENCY RESPONSE**




Figure 10.

 $V_{CC+} = 5 \text{ V}$ , Single Supply,  $T_A = 25^{\circ}\text{C}$  (unless otherwise specified)

#### 1.8-V FREQUENCY RESPONSE




Figure 11.

#### **5-V FREQUENCY RESPONSE**





Figure 12.




 $V_{CC+} = 5 \text{ V}$ , Single Supply,  $T_A = 25^{\circ}\text{C}$  (unless otherwise specified)



SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006

#### **TYPICAL CHARACTERISTICS (continued)**

 $V_{CC+} = 5 \text{ V}$ , Single Supply,  $T_A = 25^{\circ}\text{C}$  (unless otherwise specified)



#### Figure 17.




Figure 19.




Figure 18.




Figure 20.



 $V_{CC+} = 5 \text{ V}$ , Single Supply,  $T_A = 25^{\circ}\text{C}$  (unless otherwise specified)

Figure 23.





Figure 24.

SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006

## **TYPICAL CHARACTERISTICS (continued)**

 $V_{CC+} = 5 \text{ V}$ , Single Supply,  $T_A = 25^{\circ}\text{C}$  (unless otherwise specified)



## **PACKAGE OPTION ADDENDUM**





## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
LMV931IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV931IDBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV931IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV931IDCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV931IDCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV931IDCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV932ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV932IDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV932IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV932IDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV932IDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV932IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV932IDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV932IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934IDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934IDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934IPWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LMV934IPWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



#### PACKAGE OPTION ADDENDUM

18-Sep-2008

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Pa	ackage Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
LMV934IPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LMV931:


Automotive: LMV931-Q1


NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com 8-Jul-2011

#### TAPE AND REEL INFORMATION





	A0	Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
П	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
П	P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV931IDBVR	SOT-23	DBV	5	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
LMV931IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LMV931IDCKR	SC70	DCK	5	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
LMV931IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV932IDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV932IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LMV934IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LMV934IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 8-Jul-2011




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV931IDBVR	SOT-23	DBV	5	3000	205.0	200.0	33.0
LMV931IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LMV931IDCKR	SC70	DCK	5	3000	205.0	200.0	33.0
LMV931IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
LMV932IDGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
LMV932IDR	SOIC	D	8	2500	340.5	338.1	20.6
LMV934IDR	SOIC	D	14	2500	346.0	346.0	33.0
LMV934IPWR	TSSOP	PW	14	2000	346.0	346.0	29.0

# DBV (R-PDSO-G5)


## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.

# DBV (R-PDSO-G5)


## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

# DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.

# DCK (R-PDSO-G5)


## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

# DGK (S-PDSO-G8)


## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)


## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




NOTES: A.

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G14)


## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

**Applications** 

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products** 

RF/IF and ZigBee® Solutions www.ti.com/lprf

Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	<u>power.ti.com</u>	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

