SCBS017D - SEPTEMBER 1988 - REVISED MARCH 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- Output Ports Have Equivalent 33- Ω Series Resistors, So No External Resistors Are Required
- 3-State Outputs Drive Bus Lines or Buffer **Memory Address Registers**


description/ordering information

The 'BCT2244 devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Together with the 'BCT2240 devices and SN74BCT2241, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (\overline{OE}) inputs, and complementary OE and OE inputs. These devices feature high fan-out and improved fan-in.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The outputs, which are designed to source or sink up to 12 mA, include 33-Ω series resistors to reduce overshoot and undershoot.

SN54BCT2244 . . . J OR W PACKAGE SN74BCT2244 . . . DW. N. OR NS PACKAGE (TOP VIEW)



SN54BCT2244 . . . FK PACKAGE (TOP VIEW)



ORDERING INFORMATION

| T _A | PACKA | GE† | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------|---------------|--------------------------|---------------------|
| | PDIP – N | Tube | SN74BCT2244N | SN74BCT2244N |
| | COIC DW | Tube | SN74BCT2244DW | DOT0044 |
| 0°C to 70°C | SOIC – DW | Tape and reel | SN74BCT2244DWR | BCT2244 |
| | SOP - NS | Tape and reel | SN74BCT2244NSR | BCT2244 |
| | CDIP – J | Tube | SNJ54BCT2244J | SNJ54BCT2244J |
| –55°C to 125°C | CFP – W | Tube | SNJ54BCT2244W | SNJ54BCT2244W |
| | LCCC - FK | Tube | SNJ54BCT2244FK | SNJ54BCT2244FK |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

1


FUNCTION TABLE (each buffer)

| INPL | JTS | OUTPUT |
|------|-----|--------|
| ŌE | Α | Υ |
| L | Н | Н |
| L | L | L |
| Η | Χ | Z |

logic diagram (positive logic)



schematic of Y outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | | –0.5 V to 7 V |
|--|-----------------------------|-----------------|
| Input voltage range, V _I (see Note 1) | | |
| Voltage range applied to any output in the disal | oled or power-off state, VO | –0.5 V to 5.5 V |
| Voltage range applied to any output in the high | state, VO | |
| Input clamp current, I _{IK} | | |
| Current into any output in the low state, IO | | |
| Package thermal impedance, θ_{JA} (see Note 2): | DW package | 58°C/W |
| | N package | 69°C/W |
| | NS package | 60°C/W |
| Storage temperature range, T _{stq} | | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions(see Note 3)

| | | SN | SN54BCT2244 | | | SN74BCT2244 | | | |
|-----------------|--------------------------------|-----|-------------|-----|-----|-------------|-----|------|--|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT | |
| V_{CC} | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V | |
| V_{IH} | High-level input voltage | 2 | | | 2 | | | ٧ | |
| V_{IL} | Low-level input voltage | | | 8.0 | | | 0.8 | ٧ | |
| I _{IK} | Input clamp current | | | -18 | | | -18 | mA | |
| I _{OH} | High-level output current | | | -12 | | | -12 | mA | |
| I _{OL} | Low-level output current | | | 12 | | | 12 | mA | |
| T _A | Operating free-air temperature | -55 | | 125 | 0 | | 70 | °C | |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SN54BCT2244, SN74BCT2244 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS017D - SEPTEMBER 1988 - REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETER | | OT COMPITIONS | SNS | 4BCT22 | 244 | SN | 74BCT22 | 244 | |
|-------------------|---------------------------|---|------|--------|------|------|---------|------|------|
| PARAMETER | i e | ST CONDITIONS | MIN | TYP† | MAX | MIN | TYP† | MAX | UNIT |
| V_{IK} | $V_{CC} = 4.5 \text{ V},$ | $I_{I} = -18 \text{ mA}$ | | | -1.2 | | | -1.2 | V |
| V | V 45V | $I_{OH} = -1 \text{ mA}$ | 2.4 | | | 2.4 | | | ٧ |
| V _{OH} | V _{CC} = 4.5 V | $I_{OH} = -12 \text{ mA}$ | 2 | | | 2 | | | V |
| V | V 45V | I _{OL} = 1 mA | | 0.15 | 0.5 | | 0.15 | 0.5 | ٧ |
| V _{OL} | V _{CC} = 4.5 V | I _{OL} = 12 mA | | 0.35 | 0.8 | | 0.35 | 0.8 | V |
| lį | $V_{CC} = 5.5 V$, | V _I = 7 V | | | 0.1 | | | 0.1 | mA |
| I _{IH} | $V_{CC} = 5.5 \text{ V},$ | $V_1 = 2.7 \text{ V}$ | | | 20 | | | 20 | μΑ |
| I _{IL} | $V_{CC} = 5.5 \text{ V},$ | $V_{I} = 0.5 V$ | | | -1 | | | -1 | mA |
| l _{ozh} | $V_{CC} = 5.5 \text{ V},$ | $V_0 = 2.7 \text{ V}$ | | | 50 | | | 50 | μΑ |
| l _{OZL} | $V_{CC} = 5.5 \text{ V},$ | $V_{O} = 0.5 \text{ V}$ | | | -50 | | | -50 | μΑ |
| l _{os} ‡ | $V_{CC} = 5.5 \text{ V},$ | V _O = 0 | -100 | | -225 | -100 | | -225 | mA |
| Іссн | $V_{CC} = 5.5 \text{ V},$ | Outputs open | | 23 | 37 | | 23 | 37 | mA |
| I _{CCL} | $V_{CC} = 5.5 \text{ V},$ | Outputs open | | 53 | 77 | | 53 | 77 | mA |
| I _{CCZ} | $V_{CC} = 5.5 \text{ V},$ | Outputs open | | 6.5 | 10 | | 6.5 | 10 | mA |
| C _i | V _{CC} = 5 V, | V _I = 2.5 V or 0.5 V | | 6 | | | 6 | | pF |
| Co | $V_{CC} = 5 V$, | $V_0 = 2.5 \text{ V or } 0.5 \text{ V}$ | | 11 | | | 11 | | pF |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO (OUTPUT) | V _{CC} = 5 V, T _A = 25°C | | | SN54B0 | T2244 | SN74B0 | UNIT | | |
|------------------|---------|----------------|---|-----|-----|--------|-------|--------|------|-----|----|
| | (INPUT) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | , | |
| t _{PLH} | | v | 0.5 | 3 | 4.4 | 0.5 | 5.2 | 0.5 | 4.9 | | |
| t _{PHL} | Α | Y | 1.6 | 4.6 | 6.3 | 1.6 | 7.1 | 1.6 | 6.7 | ns | |
| t _{PZH} | OF. | V | 2.4 | 6.1 | 7.7 | 2.4 | 9.1 | 2.4 | 8.7 | | |
| t _{PZL} | ŌĒ | Υ | 3.9 | 7.6 | 9.4 | 3.9 | 10.8 | 3.9 | 10.4 | ns | |
| t _{PHZ} | OF. | V | 1.7 | 5.2 | 6.9 | 1.7 | 8.1 | 1.7 | 7.8 | no | |
| t _{PLZ} | ŌĒ | Y | l Y | 2.8 | 6.5 | 8.3 | 2.8 | 10.9 | 2.8 | 9.8 | ns |

PARAMETER MEASUREMENT INFORMATION



[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $t_r = t_f \leq$ 2.5 ns, duty cycle = 50%.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.
- E. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- F. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | n MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|--------------------------------|
| 5962-9074101M2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| 5962-9074101MRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type |
| 5962-9074101MSA | ACTIVE | CFP | W | 20 | 1 | TBD | Call TI | N / A for Pkg Type |
| SN74BCT2244DW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74BCT2244DWE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74BCT2244DWG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74BCT2244DWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74BCT2244DWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74BCT2244DWRG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74BCT2244N | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74BCT2244NE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74BCT2244NSR | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74BCT2244NSRE4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74BCT2244NSRG4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SNJ54BCT2244FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54BCT2244J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type |
| SNJ54BCT2244W | ACTIVE | CFP | W | 20 | 1 | TBD | Call TI | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





5-Aug-2008


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| SN74BCT2244DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.0 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74BCT2244NSR | SO | NS | 20 | 2000 | 330.0 | 24.4 | 8.2 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |

PACKAGE MATERIALS INFORMATION


5-Aug-2008



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74BCT2244DWR | SOIC | DW | 20 | 2000 | 346.0 | 346.0 | 41.0 |
| SN74BCT2244NSR | SO | NS | 20 | 2000 | 346.0 | 346.0 | 41.0 |

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

www.BDTIC.com/TI

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.


DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.

DW (R-PDSO-G20)




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com **Energy** www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mgmt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video www.ti.com/wireless-apps Wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

