
- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- BIAS V<sub>CC</sub> Pin Minimizes Signal Distortion **During Live Insertion/Withdrawal**
- **High-Impedance State During Power Up** and Power Down
- **B-Port Biasing Network Preconditions the** Connector and PC Trace to the BTL **High-Level Voltage**
- **TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination**



#### description

The SN74FB2033K is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level A port. The common I/O, open-collector B port operates at backplane transceiver logic (BTL) signal levels. The SN74FB2033K is specifically designed to be compatible with IEEE Std 1194.1-1991.

The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock inputs serve as active-high transparent latch enables.



testing of all parameters

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN74FB2033K 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472G - MAY 1994 - REVISED SEPTEMBER 2001

#### description (continued)

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low,  $\overline{B}$ -port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (before inversion) is the B-to-A input.

The AO port-enable/-disable control is provided by OEA. When OEA is low or when V<sub>CC</sub> is less than 2.5 V, the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).

The  $\overline{B}$  port is controlled by OEB and  $\overline{OEB}$ . If OEB is low, or  $\overline{OEB}$  is high, or when  $V_{CC}$  is less than 2.5 V, the  $\overline{B}$  port is inactive. If OEB is high and  $\overline{OEB}$  is low, the  $\overline{B}$  port is active.

BG V<sub>CC</sub> and BG GND are the bias-generator reference inputs.

The A-to-B and B-to-A logic elements are active, regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive ( $\overline{B}$  port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on  $V_{OH}$  during a low-to-high transition. The other clamps out ringing below the BTL  $V_{OL}$  voltage of 0.75 V. Both of these clamps are active only during ac switching and do not affect the BTL outputs during steady-state conditions.

BIAS V<sub>CC</sub> establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V<sub>CC</sub> is not connected.

#### ORDERING INFORMATION

TA	PACKAGE†			TOP-SIDE MARKING	
0°C to 70°C	QFP – RC	Tube	SN74FB2033KRC	FB2033K	

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



### **Function Tables**

### **FUNCTION**

				INPUTS				FUNCTION/MODE
OEA	OEB	OEB	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK	FUNCTION/MODE
L	L	Х	Х	Х	Х	Х	X	Isolation
L	Х	Н	Χ	Χ	Х	Χ	X	isolation
Х	Н	L	L	L	Χ	Х	X	Al to $\overline{B}$ , buffer mode
Х	Н	L	L	Н	Χ	Χ	X	Al to $\overline{B}$ , flip-flop mode
Х	Н	L	Н	Х	Х	Х	X	Al to B, latch mode
Н	L	Χ	Х	Х	L	L	L	<del>-</del>
Н	Χ	Н	Χ	Χ	L	L	L	B to AO, buffer mode
Н	L	Χ	Х	Х	L	Н	L	<u> </u>
Н	X	Н	Χ	Χ	L	Н	L	B to AO, flip-flop mode
Н	L	Χ	Х	Χ	Н	Х	L	Eta AO latak mada
Н	Х	Н	Χ	Χ	Н	Χ	L	B to AO, latch mode
Н	L	Χ	Χ	Χ	L	L	Н	AI to AO, buffer mode
Н	X	Н	Χ	Χ	L	L	Н	Al to AO, buller filode
Н	L	Χ	Χ	Χ	L	Н	Н	Al to AO flip flop mode
Н	Χ	Н	Х	Х	L	Н	Н	Al to AO, flip-flop mode
Н	L	Χ	Х	Х	Н	Х	Н	AI to AO, latch mode
Н	Χ	Н	Χ	Χ	Н	Х	Н	·
Н	Н	L	Χ	Х	Х	Х	L	Al to $\overline{B}$ , $\overline{B}$ to AO

### **ENABLE/DISABLE**

INPUTS			ou	TPUTS
OEA	OEB	OEB	AO	В
L	Χ	Χ	Hi Z	
Н	Χ	Χ	Active	
Χ	L	L		Inactive (H)
Х	L	Н		Inactive (H)
Х	Н	L		Active
Х	Н	Н		Inactive (H)

#### **BUFFER**

INPUT	OUTPUT
L	Н
Н	L

#### LATCH

INPU	OUTPUT	
CLK/LE	DATA	OUIFUI
Н	L	Н
Н	Н	L
L	Χ	$Q_0$



## **Function Tables (Continued)**

### LOOPBACK

LOOPBACK	Q†
L	B port
Н	Point P‡

<sup>†</sup>Q is the input to the B-to-A

#### **SELECT**

INPUTS		SELECTED-LOGIC
MODE1	MODE0	ELEMENT
L	L	Buffer
L	Н	Flip-flop
Н	X	Latch


#### **FLIP-FLOP**

INPU	OUTPUT	
CLK/LE	DATA	OUIFUI
L	Х	$Q_0$
$\uparrow$	L	Н
<b>↑</b>	Н	L



logic element. ‡P is the output of the A-to-B logic element (see functional block diagram).

## functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	$-0.5$ V to 7 V
Voltage range applied to any B output in the disabled or power-off state, VO	. $-0.5\ V$ to 3.5 $V$
Voltage range applied to any output in the high state, Vo: A port	. $-0.5 \text{ V to V}_{CC}$
Input voltage range, V <sub>I</sub> : Except B port	
B port	. $-1.2\ V$ to $3.5\ V$
Input clamp current, I <sub>IK</sub> : Except B port	–40 mA
B port	–18 mA
Current applied to any single output in the low state, IO: A port	48 mA
B port	200 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1)	44°C/W
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BG V <sub>CC</sub>	Supply voltage		4.75	5	5.25	V
BIAS V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
V	High-level input voltage	B port	1.62		2.3	V
VIH	ı iigii-ievei iiiput voltage	Except B port	2			V
V-	Low-level input voltage	B port	0.75		1.47	V
$V_{IL}$	Low-level input voltage	Except B port			0.8	V
loh	High-level output current	AO port			-3	mA
la.	Low lovel output ourrent	AO port			24	mA
IOL	Low-level output current	B port			100	MA
Δt/Δν	Input transition rise or fall rate	Except B port			10	ns/V
TA	Operating free-air temperature		0		70	°C

NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: A and control inputs to V<sub>CC</sub>(5 V) or GND, and B inputs to GND only. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



## electrical characteristics over recommended operating free-air temperature range

	PARAMETER	TEST C	TEST CONDITIONS		TYP <sup>†</sup>	MAX	UNIT	
\/	B port	$V_{CC} = 4.75 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2	V	
VIK	Except B port	$V_{CC} = 4.75 \text{ V},$	$I_I = -40 \text{ mA}$			-0.5	V	
		$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V},$	I <sub>OH</sub> = -10 μA			V <sub>CC</sub> -1.1		
Vон	AO port	V <sub>CC</sub> = 4.75 V	$I_{OH} = -3 \text{ mA}$	2.5	2.85	3.4	V	
		VCC = 4.75 V	$I_{OH} = -32 \text{ mA}$	2				
	AO port	V <sub>CC</sub> = 4.75 V	$I_{OL} = 20 \text{ mA}$		0.33	0.5		
Va.	· ·	VCC = 4.75 V	$I_{OL} = 55 \text{ mA}$			0.8	V	
VOL		V <sub>CC</sub> = 4.75 V	I <sub>OL</sub> = 100 mA	0.75		1.1	V	
	B port	VCC = 4.75 V	$I_{OL} = 4 \text{ mA}$	0.5				
Ц	Except B port	$V_{CC} = 0$ ,	V <sub>I</sub> = 5.25 V			100	μΑ	
lu.	Except B port	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 2.7 V			50	μΑ	
ΙΗ	B port‡	$V_{CC} = 0 \text{ to } 5.25 \text{ V},$	V <sub>I</sub> = 2.1 V			100	100 μΑ	
1	Except B port	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0.5 V			-50	μА	
Iı∟	B port‡	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0.75 V			-100	μΑ	
loh	B port	$V_{CC} = 0 \text{ to } 5.25 \text{ V},$	V <sub>O</sub> = 2.1 V			100	μΑ	
lozh	AO port	$V_{CC} = 2.1 \text{ V to } 5.25 \text{ V},$	V <sub>O</sub> = 2.7 V			50	μΑ	
lozL	AO port	$V_{CC} = 2.1 \text{ V to } 5.25 \text{ V},$	V <sub>O</sub> = 0.5 V			-50	μΑ	
lozpu	A port	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			50	μΑ	
lozpd	A port	$V_{CC} = 2.1 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			<b>-</b> 50	μΑ	
los§	AO port	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0	-40	-80	-150	mA	
Icc	All outputs on	V <sub>CC</sub> = 5.25 V,	IO = 0		45	70	mA	
C <sub>i</sub>	Al port and control inputs	V <sub>I</sub> = 0.5 V or 2.5 V			5		pF	
Co	AO port	V <sub>O</sub> = 0.5 V or 2.5 V			5		pF	
0.	B port	$V_{CC} = 0 \text{ to } 4.75 \text{ V}$				6	~F	
C <sub>io</sub>	per IEEE Std 1194.1-1991	V <sub>CC</sub> = 4.75 V to 5.25 V				6	pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, TA = 25°C

## live-insertion characteristics over recommended operating free-air temperature range (see Note 3)

PAR	PARAMETER TEST CONDITIONS			MIN	MAX	UNIT	
ICC (BIAS VCC)		$V_{CC} = 0 \text{ to } 4.75 \text{ V},$	$V_B = 0 \text{ to } 2 \text{ V},$	BIAS $V_{CC}$ = 4.5 V to 5.5 V		1.2	mA
		$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V},$	$V_B = 0 \text{ to } 2 \text{ V},$	BIAS $V_{CC}$ = 4.5 V to 5.5 V		10	μΑ
Vo	B port	$V_{CC} = 0$ ,	BIAS $V_{CC} = 5 \text{ V}$		1.62	2.1	V
		$V_{CC} = 0$ ,	V <sub>B</sub> = 1 V,	$V_I$ (BIAS $V_{CC}$ ) = 4.75 $V$ to 5.25 $V$	-1		
I <sub>O</sub>	B port	$V_{CC} = 0 \text{ to } 5.25 \text{ V},$	OEB = 0 to 0.8 V			100	μΑ
		$V_{CC} = 0 \text{ to } 2.2 \text{ V},$	OEB = 0 to 5 V			100	

NOTE 3: Power-up sequence is GND, BIAS  $V_{CC}$ ,  $V_{CC}$ .



<sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current. § Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## SN74FB2033K 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472G - MAY 1994 - REVISED SEPTEMBER 2001

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		MIN	MAX	UNIT
		MIN	MAX			
fclock	Clock frequency	0	150	0	150	MHz
t <sub>W</sub>	Pulse duration, CLKAB/LEAB or CLKBA/LEBA	3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLKAB/LEAB or CLKBA/LEBA↑	2.7		2.7		ns
t <sub>h</sub>	Hold time, data after CLKAB/LEAB or CLKBA/LEBA↑	0.7		0.7		ns



# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	MAX	UNIT	
		(INFOT)	(001701)	MIN	TYP	MAX				
fmax				150			150		MHz	
tPLH		Al (the navember and a)		2.8	5.1	6.8	2.8	8.1		
tPHL		AI (through mode)	B	2.5	4.2	5.7	2.5	6.1	ns	
t <sub>PL</sub>		<del>D</del> (the second consider)	AO	3.1	4.3	5.1	2.2	6.6	20	
tPHL		B (through mode)	AU	3.1	4.2	5.1	2.6	6	ns	
tPLH		AI (transparent)	B	2.8	5.1	6.8	2.8	8.1	no	
tPHL		Ai (transparent)	В	2.6	4.2	5.7	2.6	6.1	ns	
tPLH		<del></del>	40	2.2	4.3	6	2.2	6.6	20	
tPHL		B (transparent)	nt) AO	2.5	4.2	5.6	2.5	6	ns	
tPLH		OEB	B	2.7	5.1	6.8	2.7	8.3	ns	
tPHL		OEB	В	2.4	4.2	5.7	2.4	6.1	10	
t <sub>PLH</sub>		<del></del> OEB	B	2.5	4.8	6.4	2.5	7.7	ns	
tPHL		OEB	В	2.5	4.3	5.9	2.5	6.4	10	
tPZF		OEA	AO	1.6	3.6	5.1	1.6	5.6	ns	
tPZL		OEA	AO	2.3	4.3	5.7	2.3	6	115	
<sup>†</sup> PHZ		OEA	AO	1.7	4	5.5	1.7	5.9	nc	
tPLZ		OEA	AO	1.2	2.9	4.4	1.2	4.7	ns	
<sup>†</sup> PLH		CLKAB/LEAB	B	5.2	6.5	7.8	3.7	9.9	ns	
<sup>t</sup> PHL		OLIVAD/LLAD	В	3.8	5.4	7.1	3.4	7.7	110	
tPLH		CLKBA/LEBA	AO	1.7	3.8	5.5	1.7	5.9	ns	
tPHL		OLNDA/LLDA	AO	1.8	3.6	5.1	1.8	5.5	115	
tPLH		OMODE	B	2.9	6.6	8.4	2.9	10	ns	
tPHL		OWODE	Ь	3	5.7	7.5	3	8.3	115	
tPLH		IMODE	AO	1.4	4.1	5.8	1.4	6.4	ns	
<sup>†</sup> PHL		IIVIODL	AO	1.9	4.2	5.7	1.9	5.9	115	
<sup>t</sup> PLH		LOOPBACK	AO	2	5.2	7.3	2	8.2	ns	
<sup>t</sup> PHL		LOUPDAUN	ДО	2.6	4.8	6.3	2.6	6.4	113	
tPLH		Al	AO	1.7	3.9	5.6	1.7	6.1	ns	
tPHL		Al	AO	2.2	4.3	5.7	2.2	5.9	115	
t <sub>r</sub>	Rise time, 1.3 V to 1.8 V, B port			1.8	2.5	3.8	1.7	4	ns	
t <sub>f</sub>	Fall time, 1.8 V to 1.3 V, B port			1.7	2.5	3.8	1.5	4	113	
t <sub>r</sub>	Rise time, 10% to 90%, AO			2.5	3.4	4.8	2	5	ns	
t <sub>f</sub>	Fall time, 90% to 10%, AO			1.5	2.5	3.8	1	5	113	
В-ро	rt input pulse rejection						1		ns	

## output-voltage characteristics

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT	
VOHP	Peak output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1		3	V
VOHV	Minimum output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1	1.62		V
VOLV	Minimum output voltage during high-to-low switch	B port	$I_{OL} = -50 \text{ mA}$	0.3		V



### PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuit for  $V_{\mbox{OHP}}$  and  $V_{\mbox{OHV}}$ 



#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms







www.ti.com

#### PACKAGING INFORMATION

Ī	Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
	SN74FB2033KRC	ACTIVE	QFP	RC	52	96	TBD	CU SNPB	Level-2-240C-1 YEAR	Purchase Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## RC (S-PQFP-G52)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-022

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Applications** Amplifiers amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com **Energy** www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mgmt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video www.ti.com/wireless-apps Wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

