
SLLS008D - JUNE 1986 - REVISED MAY 1995

- Meets or Exceeds ANSI Standard EIA/TIA-422-B and EIA/TIA-423-A and ITU Recommendations V.10 and V.11
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range
 7 V to 7 V
- Input Sensitivity . . . ±200 mV
- Input Hysteresis . . . 120 mV Typ
- High Input Impedance . . . 12 kΩ Min
- Operates from Single 5-V Supply
- Low Supply Current Requirement 35 mA Max
- Improved Speed and Power Version of the AM26LS32A

SN75ALS193...D, J OR N PACKAGE (TOP VIEW)



description

The SN75ALS193 is a monolithic quadruple line receiver with 3-state outputs designed using advanced low-power Schottky technology. This technology provides combined improvements in bar design, tooling production, and wafer fabrication. This, in turn, provides significantly lower power requirements and permits much higher data throughput than other designs. This device meets the specifications of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-A and ITU Recommendations V.10 and V.11. It features 3-state outputs that permit direct connection to a bus-organized system with a fail-safe design that ensures the outputs will always be high if the inputs are open.

The device is optimized for balanced multipoint bus transmission at rates up to 20 megabits per second. The input features high input impedance, input hysteresis for increased noise immunity, and an input sensitivity of \pm 200 mV over a common-mode input voltage range of -7 to 7 V. It also features active-high and active-low enable functions that are common to the four channels. The SN75ALS193 is designed for optimum performance when used with the 'ALS192 quadruple differential line driver.

The SN75ALS193 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each receiver)

| DIFFERENTIAL INPUTS | ENA | BLES | OUTPUT |
|----------------------------------|--------|--------|--------|
| A – B | G | G | Y |
| V _{ID} ≥ 0.2 V | H X | X L | H H |
| -0.2 V < V _{ID} < 0.2 V | H X | X L | ? |
| V _{ID} ≤ −0.2 V | H X | X L | L L |
| X | L | Н | Z |
| Open | H X | X L | H H |

H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS
INSTRUMENTS
OS DEFENDANCES DALLAS, TEXAS, 75265


Copyright \circledcirc 1995, Texas Instruments Incorporated

logic symbol†


≥ 1 ΕN 12 G ⅎ 2 1A 3 1Y ∇ 1B -5 2Y 2A 7 2B 10 11 3Y **3A** 9 3B 14 4A 13 4Y 15 4B

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



schematics of inputs and outputs



SLLS008D - JUNE 1986 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{CC} (see Note 1) | |
|--|------------------------------|
| Input voltage, V _I (A or B) | |
| Differential input voltage, V _{ID} (see Note 2) | ±15 V |
| Enable input voltage, V _I | |
| Low-level output current, IOL | 50 mA |
| Continuous total dissipation | See Dissipation Rating Table |
| Operating free-air temperature range, T _A | 0°C to 70°C |
| Storage temperature range, T _{stq} | –65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds | 300°C |

[†] Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

DISSIPATION RATING TABLE

| PACKAGE | $T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING |
|---------|--|--|---------------------------------------|
| J | 1025 mW | 8.2 mW/°C | 656 mW |
| N | 1150 mW | 9.2 mW/°C | 736 mW |

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|--|------|-----|------|------|
| Supply voltage, V _{CC} | 4.75 | 5 | 5.25 | V |
| Common-mode input voltage, V _{IC} | | | ±7 | V |
| Differential input voltage, V _{ID} | | | ±12 | V |
| High-level input voltage, V _{IH} | 2 | | | V |
| Low-level input voltage, V _{IL} | | | 0.8 | V |
| High-level output current, I _{OH} | | | -400 | μΑ |
| Low-level output current, IOL | | | 16 | mA |
| Operating free-air temperature, T _A | 0 | | 70 | °C |



SLLS008D - JUNE 1986 - REVISED MAY 1995

electrical characteristics over recommended range of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST C | ONDITIONS [†] | MIN | TYP [‡] | MAX | UNIT |
|------------------|--|--|---|-------|------------------|------|------|
| V _{IT+} | Positive-going input threshold voltage | | | | | 200 | mV |
| VIT- | Negative-going input threshold voltage | | | -200§ | | | mV |
| V _{hys} | Hysteresis voltage (V _{IT+} –V _{IT} –) | | | | 120 | | mV |
| ٧ıK | Enable-input clamp voltage | $V_{CC} = MIN,$ | $I_{I} = -18 \text{ mA}$ | | | -1.5 | V |
| VOH | High-level output voltage | $V_{CC} = MIN,$ $I_{OH} = -400 \mu A,$ | V _{ID} = 200 mV, See Figure 1 | 2.5 | 3.6 | | ٧ |
| V | Low level output voltogo | $V_{CC} = MIN,$ | I _{OL} = 8 mA | | | 0.45 | V |
| VOL | Low-level output voltage | V _{ID} = -200 mV, See Figure 1 | I _{OL} = 16 mA | | | 0.5 | ľ |
| | Ligh impedance state output ourrent | Van MAY | V _O = 2.4 V | | | 20 | ^ |
| loz | High-impedance-state output current | VCC = MAX | V _O = 0.4 V | | | -20 | μΑ |
| | Line input current | Other input at 0, | V _{CC} = MIN, V _I = 15 V | | 0.7 | 1.2 | A |
| 11 | | See Note 3 | $V_{CC} = MIN,$ $V_{I} = -15 \text{ V}$ | | -1.0 | -1.7 | mA |
| 1 | High lavel and his inner to come at | V MAY | V _{IH} = 2.7 V | | | 20 | 4 |
| lιΗ | High-level enable-input current | VCC = MAX | V _{IH} = MAX | | | 100 | μΑ |
| IJĽ | Low-level enable-input current | V _{CC} = MAX, | V _{IL} = 0.4 V | | | -100 | μΑ |
| | Input resistance | | | 12 | 18 | | kΩ |
| los | Short-circuit output current | $V_{CC} = MAX,$ $V_{O} = 0,$ | V _{ID} = 3 V, See Note 4 | -15 | -78 | -130 | mA |
| Icc | Supply current | $V_{CC} = MAX$, | Outputs disabled | | 22 | 35 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|--|--|-----|-----|-----|------|
| tPLH | Propagation delay time, low-to-high-level output | $V_{ID} = -2.5 \text{ V to } 2.5 \text{ V},$ | | 15 | 22 | |
| tPHL | Propagation delay time, high-to-low-level output | C _L = 15 pF, See Figure 2 | | 15 | 22 | |
| ^t PZH | Output enable time to high level | C _I = 15 pF, See Figure 3 | | 13 | 25 | 20 |
| tPZL | Output enable time to low level | CL = 15 pr, See Figure 5 | | 11 | 25 | ns |
| tPHZ | Output disable time from high level | C. Ent. Configure 2 | | 13 | 25 | |
| tPLZ | Output disable time from low level | C _L = 5 pF, See Figure 3 | | 15 | 22 | |



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only. NOTES: 3. Refer to ANSI Standard EIA/TIA-422-B and EIA/TIA-423-A for exact conditions.

^{4.} Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION





Figure 1. V_{OH}, V_{OL}




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_O = 50 Ω , $t_f \leq$ 6 ns, $t_f \leq$ 6 ns.


B. C_L includes probe and jig capacitance.

Figure 2. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT





- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Enable G is tested with G high; G is tested with G low.


Figure 3. Load Circuit and Voltage Waveforms












IOH - High-Level Output Current - mA

Figure 10

HIGH-LEVEL OUTPUT VOLTAGE





LOW-LEVEL OUTPUT VOLTAGE

FREE-AIR TEMPERATURE




Figure 12

LOW-LEVEL OUTPUT VOLTAGE

VS




Figure 13

LOW-LEVEL OUTPUT VOLTAGE

VS








Figure 14










INPUT CURRENT

INPUT VOLTAGE TO GND

TYPICAL CHARACTERISTICS

3


T_A = 25°C




2 I₁ - Input Current - mA 1 0 -1 - 2 - 3 -15 -10 0 5 10 15 -20 -5 20 V_I - Input Voltage to GND - V

Figure 19

Figure 20





PACKAGE OPTION ADDENDUM





PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| SN75ALS193D | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75ALS193DE4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75ALS193DG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75ALS193DR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75ALS193DRE4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75ALS193DRG4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75ALS193J | OBSOLETE | CDIP | J | 16 | | TBD | Call TI | Call TI |
| SN75ALS193N | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN75ALS193NE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| SN75ALS193DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION


19-Mar-2008



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN75ALS193DR | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Communications and Telecom | www.ti.com/communications |
| Amplifiers | amplifier.ti.com | Computers and Peripherals | www.ti.com/computers |
| Data Converters | dataconverter.ti.com | Consumer Electronics | www.ti.com/consumer-apps |
| DLP® Products | www.dlp.com | Energy and Lighting | www.ti.com/energy |
| DSP | dsp.ti.com | Industrial | www.ti.com/industrial |
| Clocks and Timers | www.ti.com/clocks | Medical | www.ti.com/medical |
| Interface | interface.ti.com | Security | www.ti.com/security |
| Logic | logic.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Power Mgmt | <u>power.ti.com</u> | Transportation and Automotive | www.ti.com/automotive |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | Wireless | www.ti.com/wireless-apps |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | | |
| | | | |

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated