
SLOS326E - JUNE 2000 - REVISED JANUARY 2005

- Low Supply Voltage . . . 1.8 V to 3.6 V
- Very Low Supply Current . . . 20 μA (per channel)
- Ultralow Power Shut-Down Mode
 I_{DD(SHDN)} = 10 nA/Channel
- CMOS Rail-to-Rail Input/Output
- Input Common-Mode Voltage Range . . . −0.2 V to V_{DD} + 0.2 V
- Input Offset Voltage . . . 550 μV
- Wide Bandwidth . . . 500 kHz
- Slew Rate . . . 0.20 V/μs
- Specified Temperature Range:
 0°C to 70°C...Commercial Grade
 -40°C to 85°C...Industrial Grade
- Ultrasmall Packaging
 5 or 6 Pin SOT-23 (TLV2760/1)
 8 or 10 Pin MSOP (TLV2762/3)
- Universal Op-Amp EVM

Operational Amplifier



SUPPLY CURRENT

description

The TLV276x single supply operational amplifiers provide 500 kHz bandwidth from only 20 μ A while operating down to 1.8 V over the industrial temperature range. The maximum recommended supply voltage is 3.6 V, which allows the devices to be operated from (\pm 1.8 V supplies down to \pm 0.9 V) two AA or AAA cells. The devices have been characterized at 1.8 V (end of life of 2 AA(A) cells) and at 2.4 V (nominal voltage of 2 NiCd/NiMH cells). The TLV276x have rail-to-rail input and output capability which is a necessity at 1.8 V.

The low supply current is coupled with extremely low input bias currents enabling them to be used with mega-ohm resistors. Low shutdown current of only 10 nA make these devices ideal for low frequency measurement applications desiring long active battery life.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in the TSSOP package.

SELECTION OF SINGLE SUPPLY AMPLIFIER PRODUCTS

DEVICE	V _{DD} (V)	V _{IO} (μV)	I _{DD} /Ch (μA)	I _{IB} (pA)	GBW (MHz)	SR (V/μs)	Vn,1kHz (nV/√Hz)	I _O (mA)	SHUT- DOWN	RAIL-TO- RAIL
TLV224x	2.5 – 12	600	1	100	0.0055	0.002	NA	0.2	_	I/O
TLV2211	2.7 – 10	450	13	1	0.065	0.025	21	0.4	_	0
TLV276x	1.8 – 3.6	550	20	3	0.5	0.23	95	5	Υ	I/O
TLV245x(A)	2.7 – 6	20	23	500	0.22	0.11	49	2.5	Υ	I/O
TLV246x(A)	2.7 – 6	150	550	1300	6.4	1.6	11	25	Υ	I/O
TLV278x(A)	1.8 – 3.6	250	650	2.5	8	5	18	10	Υ	I/O



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLOS326E - JUNE 2000 - REVISED JANUARY 2005

TLV2760 and TLV2761 AVAILABLE OPTIONS(1)

		PACKAGED DEVICES					
TA	V _{IO} max AT 25°C	SMALL OUTLINE	SO.	PLASTIC DIP			
	A1 23 C	(D) [†]	(DBV) [‡]	SYMBOL	(P)		
0°C to 70°C	3500 μV	TLV2760CD TLV2761CD	_ _	_ _	_ _		
-40°C to 85°C	3500 μV	TLV2760ID TLV2761ID	TLV2760IDBV TLV2761IDBV	VANI VAXI	TLV2760IP TLV2761IP		

[†] This package is available taped and reeled. To order this packaging option, add an **R** suffix to the part number (e.g., TLV2760CDR).

TLV2762 and TLV2763 AVAILABLE OPTIONS(1)

	V _{IO} max AT 25°C		PACKAGED DEVICES								
TA		SMALL		MS	PLASTIC	PLASTIC					
		OUTLINE (D) [†]	DGKŤ	SYMBOL	DGST	SYMBOL	DIP (N)	DIP (P)			
0°C to 70°C	3500 μV	TLV2762CD TLV2763CD		_		_	_ _	_ _			
-40°C to 85°C	3500 μV	TLV2762ID TLV2763ID	TLV2762IDGK —	xxTIAJP —	— TLV2763IDGS	— xxTIAJR	— TLV2763IN	TLV2762IP —			

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2762CDR).

TLV2764 and TLV2765 AVAILABLE OPTIONS(1)

		PACKAGED DEVICES								
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)†	PLASTIC DIP (N)	TSSOP (PW)†						
0°C to 70°C	3500 μV	TLV2764CD TLV2765CD	_ _							
-40°C to 85°C	3500 μV	TLV2764ID TLV2765ID	TLV2764IN TLV2765IN	TLV2764IPW TLV2765IPW						

[†] This package is available taped and reeled. To order this packaging option, add an **R** suffix to the part number (e.g., TLV2764CDR).


1. For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



[‡]This package is only available taped and reeled. For standard quantities (3,000 pieces per reel), add an **R** suffix (i.e., TLV2760CDBVR). For smaller quantities (250 pieces per mini-reel), add a **T** suffix to the part number (e.g. TLV2760CDBVT).

SLOS326E - JUNE 2000 - REVISED JANUARY 2005

TLV276x PACKAGE PINOUTS



NC - No internal connection

SLOS326E - JUNE 2000 - REVISED JANUARY 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	4 V
Differential input voltage range, V _{ID}	
Input current range, I ₁	±10 mA
Output current range, I _O	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : C-suffix	0°C to 70°C
I-suffix	40°C to 85°C
Maximum junction temperature, T _J	150°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND

DISSIPATION RATING TABLE

PACKAGE	⊝JC	ΘJA (°C/W)	T _A ≤ 25°C POWER RATING	T _A = 85°C POWER RATING
D (8)	38.3	176	710 mW	369 mW
D (14)	26.9	122	1022 mW	531 mW
D (16)	25.7	114	1090 mW	567 mW
DBV (5)	55	324	385 mW	201 mW
DBV (6)	55	294	425 mW	221 mW
DGK(8)	54.2	260	481 mW	250 mW
DGS(10)	54.1	258	485 mW	252 mW
N (14,16)	32	78	1600 mW	833 mW
Р	41	104	1200 mW	625 mW
PW (14)	29.3	174	720 mW	374 mW
PW (16)	28.7	161	774 mW	403 mW

recommended operating conditions

			MIN	MAX	UNIT
Committee of Maria	Single suppl	у	1.8	3.6	.,
Supply voltage, V _{DD}	Split supply		±0.8	±1.8	V
Common-mode input voltage range, V _{ICR}			-0.2	V _{DD} +0.2	V
Common-mode input voltage range, V _{ICR} Operating free-air temperature, T _A	C-suffix		0	70	°C
	I-suffix		-40	85	C
	V	V _{DD} < 2.7 V	0.75 V _{DD}		
Shutdown on/off voltage level (see Note 2)	VIH	$V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$	2		V
	V _{IL}			0.6	

NOTE 2: Relative to GND



SLOS326E - JUNE 2000 - REVISED JANUARY 2005

electrical characteristics at recommended operating conditions, V_{DD} = 1.8 V, 2.4 V (unless otherwise noted)

dc performance

	PARAMETER	TEST CON	DITIONS	T _A †	MIN	TYP	MAX	UNIT
,		$V_{IC} = V_{DD}/2,$	TI.) (070	25°C		550	3500	.,
VIO	Input offset voltage	$V_{O} = V_{DD}/2,$ $R_{L} = 300 \text{ k}\Omega,$	TLV276x	Full range			6800	μV
ανιο	Offset voltage drift	$R_S = 50 \Omega$				9		μV/°C
			V== -19V	25°C	50	70		dB
			V _{DD} = 1.8 V	Full range	48			aB
		$V_{ICR} = 0 V \text{ to } V_{DD}$	V _{DD} = 2.4 V	25°C	53	72		dB
CMDD	Common-mode rejection ratio	$R_S = 50 \Omega$	VDD = 2.4 V	Full range	50			dB
CMRR			V _{DD} = 3.6 V	25°C	55	76		dB
				Full range	55			QD.
		$V_{ICR} = 1.2 \text{ V to } V_{DD},$ $R_S = 50 \Omega$	V _{DD} = 2.4 V, 3.6 V	25°C	63	82		٩D
				Full range	60			dB
			4014	25°C	20	60		
			$V_{DD} = 1.8 \text{ V}$	Full range	18			V/mV
Δ	Large-signal differential voltage	$R_L = 10 \text{ k}\Omega$	V 24V	25°C	28	78		
AVD	amplification	$V_{O(PP)}^{-} = V_{DD}/2$	V _{DD} = 2.4 V	Full range	23			
			V 26V	25°C	45	120		\//m\/
			$V_{DD} = 3.6 \text{ V}$	Full range	37			V/mV

[†] Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.

input characteristics

PARAMETER		TEST CO	TEST CONDITIONS			TYP	MAX	UNIT
				25°C		3	15	
lio	Input offset current	$V_{IC} = V_{DD}/2,$ $V_{O} = V_{DD}/2,$	TLV276xC	Full range			100	pА
			TLV276xI	Full range			200	
		$R_L = 300 \text{ k}\Omega$		25°C		3	15	
I _{IB}	Input bias current	$R_S = 50 \Omega$	TLV276xC	Full range			100	pА
			TLV276xI	Full range			200	
r _{i(d)}	Differential input resistance			25°C		1000		GΩ
c _{i(c)}	Common-mode input capacitance	f = 16 kHz		25°C		10		pF

[†] Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.



SLOS326E - JUNE 2000 - REVISED JANUARY 2005

electrical characteristics at recommended operating conditions, V_{DD} = 1.8 V, 2.4 V (unless otherwise noted) (continued)

output characteristics

	PARAMETER	TEST COND	ITIONS	T _A †	MIN	TYP	MAX	UNIT
			\/ 4.0\/	25°C	1.77	1.79		
			$V_{DD} = 1.8V$	Full range	1.76			
		$V_{IC} = V_{DD}/2$	V _{DD} = 2.4V	25°C	2.38	2.39		
		$I_{OH} = -100 \mu A$		Full range	2.37			
			V 0.0V	25°C	3.58	3.59		
V	Liab loval output voltage		$V_{DD} = 3.6V$	Full range	3.57			V
VOH	High-level output voltage		V 4.0V	25°C	1.725	1.75		V
			$V_{DD} = 1.8V$	Full range	1.7			
		$V_{IC} = V_{DD}/2,$ $I_{OH} = -500 \mu\text{A}$ $V_{DD} = 2.4 \text{V}$	\/ 0.4\/	25°C	2.325	2.35		
			VDD = 2.4V	Full range	2.3			
			\/ 2.6\/	25°C	3.525	3.55		
			$V_{DD} = 3.6V$	Full range	3.5			
		V V /D	I- 100 · A	25°C		10	20	
\/ - ·	Low level output voltogo	$V_{IC} = V_{DD}/2,$	I _{OL} = 100 μA	Full range			30	mV
VOL	Low-level output voltage	\/:- \/ /0	I	25°C		50	75	IIIV
		$V_{IC} = V_{DD}/2,$	$I_{OL} = 500 \mu\text{A}$	Full range			100	
		V _{DD} = 1.8 V,	Positive rail	25°C		4.8		
l	Output surrent	$V_O = 0.5 \text{ V from}$	Negative rail	25°C		7.2		
lO	Output current	V _{DD} = 2.4 V,	Positive rail	2500		7.3		mA
		$V_O = 0.5 \text{ V from}$	Negative rail	25°C		10.2		
		\/ 4.0.\/	Sourcing	2500		7		mA
l	Chart singuit autout aurorat	V _{DD} = 1.8 V	Sinking	25°C		10		
los	Short-circuit output current	V 2.4.V	Sourcing	2500		15		
		V _{DD} = 2.4 V	Sinking	25°C		19		

[†] Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.

power supply, V_{DD} = 1.8 V, 2.4 V, 3.6 V (unless otherwise noted)

PARAMETER		TEST COND	TEST CONDITIONS			TYP	MAX	UNIT
	0 1 1 1	V V 10		25°C		20	28	
I _{DD} Sup	Supply current (per channel)	$V_O = V_{DD}/2$,	$\overline{SHDN} = V_{DD}$	Full range			30	μΑ
		V _{DD} = 1.8 V to 2.4 V,		25°C	65	85		
		$V_{IC} = V_{DD}/2$		Full range	63			
	Supply voltage rejection ratio	$V_{DD} = 2.4 \text{ V to } 3.6 \text{ V},$	1	25°C	65	85		
ksvr	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = V_{DD}/2$	No load	Full range	63			dB
		$V_{DD} = 1.8 \text{ V to } 3.6 \text{ V},$	1	25°C	65	85		
		$V_{IC} = V_{DD}/2$		Full range	63			

[†] Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.



SLOS326E - JUNE 2000 - REVISED JANUARY 2005

electrical characteristics at recommended operating conditions, V_{DD} = 1.8 V, 2.4 V (unless otherwise noted) (continued)

dynamic performance

	PARAMETER	TEST CONDITIONS		T _A †	MIN	TYP	MAX	UNIT	
UGBW	Unity gain bandwidth	$R_L = 300 \text{ k}\Omega$,	C _L = 10 pF	25°C		500		kHz	
			\\\ 4.0\\\	25°C	0.11	0.20			
			$V_{DD} = 1.8 V$	Full range	0.09			.,,	
CD.	Positive slew rate at	$V_{O(PP)} = 1 \text{ V}, R_{L} = 300 \text{ k}\Omega,$ $C_{L} = 50 \text{ pF},$		25°C	0.11	0.22		V/μs	
SR+	unity gain		$V_{DD} = 2.4 \text{ V}$	Full range	0.09				
			\/ 2.6.\/	25°C	0.11	0.23		\//v.o	
			$V_{DD} = 3.6 V$	Full range	0.09			V/μs	
	Negative slew rate at unity gain	$V_{O(PP)}$ = 1 V, R _L = 300 kΩ, C _L = 50 pF,	V _{DD} = 1.8 V	25°C	0.08	0.15		V/μs	
				Full range	0.07				
CD.			V _{DD} = 2.4 V	25°C	0.10	0.18			
SR-				Full range	0.09				
			.,	25°C	0.10	0.22		Miss	
			$V_{DD} = 3.6 V$	Full range	0.09			V/μs	
φm	Phase margin	B. 200 kg	C: 400 = E	25°C		63		0	
	Gain margin	$R_L = 300 \text{ k}\Omega$	$C_L = 100 pF$	25°C		20		dB	
	Settling time	$V_{DD} = 1.8 \text{ V}, V_{(STEP)PP} = 1 \text{ V},$	0.1%			6.4			
		$A_V = -1$, $C_L = 10 \text{ pF}$, $R_L = 300 \text{ k}\Omega$	0.01%	0500		13.7			
t _S		$V_{DD} = 2.4 \text{ V}, V_{(STEP)PP} = 1 \text{ V}, \\ A_{V} = -1, C_{L} = 10 \text{ pF}, R_{L} = 300 \text{ k}\Omega$	0.1%	25°C		6		μs	
			0.01%			13.9			

[†] Full range is 0°C to 70°C for the C-suffix and -40°C to 85°C for the I-suffix. If not specified, full range is -40°C to 85°C.

noise/distortion

	PARAMETER	TEST COND	ITIONS	TA	MIN	TYP	MAX	UNIT
		$V_{DD} = 1.8 V,$	A _V = 1		0.08%			
		$V_{O(PP)} = V_{DD}/2 V$, R _I = 300 k Ω ,	A _V = 10	25°C		0.10%		
TUD . N	Total harmonic distortion plus noise	f = 1 kHz	A _V = 100			0.27%		
THD + N		$V_{DD} = 2.4 \text{ V},$ $V_{O(PP)} = V_{DD}/2 \text{ V},$ $R_{L} = 300 \text{ k}\Omega,$	A _V = 1			0.06%		
			A _V = 10	25°C		0.08%		ı
		f = 1 kHz	A _V = 100			0.24%		
	Facilization of a solution	f = 1 kHz	25°C		95		nV/√ Hz	
V _n	Equivalent input noise voltage	f = 10 kHz	25°C		75	·	IIV/√HZ	
In	Equivalent input noise current	f = 1 kHz		25°C		0.8		fA/√Hz

shutdown characteristics

	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	UNIT	
	Supply current, all channels in shutdown mode	SHDN = 0 V	25°C		10	50	- 4	
IDD(SHDN)	(TLV2760, TLV2763, TLV2765) (per channel)	SHDN = 0 V	Full range			400	nA	
t(on)	Amplifier turnon time (see Note 3)	R _L = 300 kΩ	25°C		5	·	μs	
t(off)	Amplifier turnoff time (see Note 3)	R _L = 300 kΩ	25°C		0.8		μs	

[†] Full range is 0°C to 70°C for the C-suffix and –40°C to 85°C for the I-suffix. If not specified, full range is <u>–40°C</u> to 85°C.

NOTE 3: Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.



TLV2760, TLV2761, TLV2762, TLV2763, TLV2764, TLV2765 FAMILY OF 1.8 V MICROPOWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS326E - JUNE 2000 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
V _{IO}	Input offset voltage	vs Common-mode input voltage	1, 2
CMRR	Common-mode rejection ratio	vs Frequency	3
Voн	High-level output voltage	vs High-level output current	4, 6
VOL	Low-level output voltage	vs Low-level output current	5, 7
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	8
I _{DD}	Supply current	vs Supply voltage	9
I _{DD}	Supply current	vs Free-air temperature	10
PSRR	Power supply rejection ratio	vs Frequency	11
A _{VD}	Differential voltage amplification & phase	vs Frequency	12
	0:1.1:11	vs Temperature	13
	Gain-bandwidth product	vs Supply voltage	14
0.0		vs Supply voltage	15
SR	Slew rate	vs Free-air temperature	16, 17
φm	Phase margin	vs Load capacitance	18
V _n	Equivalent input noise voltage	vs Frequency	19
	Supply current and output voltage	vs Time	20
	Voltage-follower large-signal pulse response	vs Time	21
	Voltage-follower small-signal pulse response	vs Time	22
	Inverting large-signal response	vs Time	23
	Inverting small-signal response	vs Time	24
	Crosstalk	vs Frequency	25
	Shutdown forward & reverse isolation	vs Frequency	26
I _{DD} (SHDN)	Shutdown supply current	vs Supply voltage	27
IDD(SHDN)	Shutdown supply current	vs Free-air temperature	28
IDD(SHDN)	Shutdown pin leakage current	vs Shutdown pin voltage	29
IDD(SHDN)	Shutdown supply current/output voltage	vs Time	30



SLOS326E - JUNE 2000 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS









Figure 1 HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT 1.8 1.6 - High-Level Output Voltage - V 1.4 1.2 T_A=85°C T_A=70°C 1.0 0.8 T_A=25°C T_A=0°C 0.6 -40°C 0.4 V OH 0.2 0.0 3 4 5 6 I_{OH} – High-Level Output Current – mA









Figure 4 Figure 5






SLOS326E - JUNE 2000 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS









Figure 9

Figure 10

Figure 11

DIFFERENTIAL VOLTAGE GAIN AND PHASE





GAIN BANDWIDTH PRODUCT




Figure 13

GAIN-BANDWIDTH PRODUCT




Figure 14

SLEW RATE






Figure 15



SLOS326E - JUNE 2000 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS








Figure 16

Figure 17

Figure 18

EQUIVALENT INPUT NOISE VOLTAGE




Figure 19

SUPPLY CURRENT AND OUTPUT VOLTAGE





Figure 20

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE



VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE





Figure 22



SLOS326E - JUNE 2000 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS

INVERTING LARGE-SIGNAL RESPONSE



INVERTING SMALL-SIGNAL PULSE RESPONSE







Figure 24

SHUTDOWN FORWARD AND REVERSE ISOLATION







SHUTDOWN SUPPLY CURRENT








SHUTDOWN PIN LEAKAGE CURRENT



SLOS326E - JUNE 2000 - REVISED JANUARY 2005

TYPICAL CHARACTERISTICS

SHUTDOWN SUPPLY CURRENT / OUTPUT VOLTAGE



WWW. BIDSTRUMENTSOM/TI

SLOS326E - JUNE 2000 - REVISED JANUARY 2005

APPLICATION INFORMATION

driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 31. A minimum value of 20 Ω should work well for most applications.




Figure 31. Driving a Capacitive Load

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 32. Output Offset Voltage Model

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 33).

SLOS326E - JUNE 2000 - REVISED JANUARY 2009

APPLICATION INFORMATION

general configurations (continued)




Figure 33. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 34. 2-Pole Low-Pass Sallen-Key Filter

circuit layout considerations

To achieve the levels of high performance of the TLV276x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.

SLOS326E - JUNE 2000 - REVISED JANUARY 2005

APPLICATION INFORMATION

circuit layout considerations (continued)

- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.

shutdown function

Three members of the TLV276x family (TLV2760/3/5) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is pulled low, the supply current is reduced to 10 nA/channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. To enable the amplifier, the shutdown terminal must be pulled high. The shutdown terminal should never be left floating. If the shutdown feature is not desired, directly tie the shutdown terminal to the positive rail. The shutdown terminal threshold is always referenced to the GND terminal of the device. Therefore, when operating the device with split supply voltages (e.g. ± 1.8 V), the shutdown terminal needs to be pulled to the negative rail, not the system ground, to disable the operational amplifier.

The amplifier is powered with a single 2.4-V supply and configured as a noninverting configuration with a unity gain. Turnon and turnoff times are defined as the interval between application of the logic signal to the shutdown pin and the point at which the supply current has reached half its final value. The times for the single, dual, and quad are listed in the data tables.

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 35 and is calculated by the following formula:

 $P_{D} = \left(\frac{T_{MAX} - T_{A}}{\theta_{JA}}\right)$

Where:

P_D = Maximum power dissipation of TLV276x IC (watts)

 T_{MAX} = Absolute maximum junction temperature (150°C)

 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)




SLOS326E - JUNE 2000 - REVISED JANUARY 2005

APPLICATION INFORMATION

general power dissipation considerations (continued)

MAXIMUM POWER DISSIPATION vs



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 35. Maximum Power Dissipation vs Free-Air Temperature



SLOS326E - JUNE 2000 - REVISED JANUARY 2005

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 9.1, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 4) and subcircuit in Figure 36 are generated using TLV276x typical electrical and operating characteristics at $T_A = 25^{\circ}$ C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate

 V_{DD}

- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

99

NOTE 4: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 36. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.



1-Aug-2011

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TLV2760ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2760IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2760IDBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2760IDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2760IDBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2760IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2760IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
TLV2760IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
TLV2761CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2761CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2761ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2761IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2761IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2761IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2761IDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2761IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2761IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
TLV2761IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	



1-Aug-2011

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TLV2762CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762IDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762IDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762IDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762IDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2762IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2763CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2763CDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2763IDGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2763IDGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2763IDGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2763IDGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

PACKAGE OPTION ADDENDUM

1-Aug-2011

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TLV2763IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2763IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2763INE4	ACTIVE	PDIP	N	14		TBD	Call TI	Call TI	
TLV2764CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764CDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764CDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
TLV2764INE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
TLV2764IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2764IPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765CDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

PACKAGE OPTION ADDENDUM



www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TLV2765CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765CDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2765IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



PACKAGE OPTION ADDENDUM



1-Aug-2011

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 19-Aug-2010


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2760IDBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2760IDBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2761IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2761IDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2762CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2762IDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2762IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2763CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2763IDGSR	MSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2763IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2764CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2764IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2764IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2765CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLV2765IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLV2765IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 19-Aug-2010




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2760IDBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TLV2760IDBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TLV2761IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2761IDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV2762CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2762IDGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
TLV2762IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2763CDR	SOIC	D	14	2500	346.0	346.0	33.0
TLV2763IDGSR	MSOP	DGS	10	2500	358.0	335.0	35.0
TLV2763IDR	SOIC	D	14	2500	346.0	346.0	33.0
TLV2764CDR	SOIC	D	14	2500	333.2	345.9	28.6
TLV2764IDR	SOIC	D	14	2500	333.2	345.9	28.6
TLV2764IPWR	TSSOP	PW	14	2000	346.0	346.0	29.0
TLV2765CDR	SOIC	D	16	2500	333.2	345.9	28.6
TLV2765IDR	SOIC	D	16	2500	333.2	345.9	28.6
TLV2765IPWR	TSSOP	PW	16	2000	346.0	346.0	29.0

P (R-PDIP-T8)


PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.

DBV (R-PDSO-G5)


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.

DBV (R-PDSO-G5)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.


DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.


DBV (R-PDSO-G6)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

DGK (S-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGS (S-PDSO-G10)


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDS0-G16)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

 $\begin{tabular}{ll} B. & This drawing is subject to change without notice. \end{tabular}$

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- ${\ensuremath{\mathsf{B}}}.$ This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

RF/IF and ZigBee® Solutions www.ti.com/lprf

Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	<u>power.ti.com</u>	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

