SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

- Qualified for Automotive Applications
- High Slew Rate . . . 10.5 V/μs Typ
- High-Gain Bandwidth . . . 5.1 MHz Typ
- Supply Voltage Range 2.5 V to 5.5 V
- Rail-to-Rail Output
- 360-μV Input Offset Voltage
- Low Distortion Driving 600- $\Omega$  . . . 0.005% THD+N

- 1-mA Supply Current (Per Channel)
- 17-nV/√Hz Input Noise Voltage
- 2-pA Input Bias Current
- Characterized From T<sub>A</sub> = −40°C to 125°C
- Available in MSOP and SOT-23 Packages
- Micropower Shutdown Mode . . . I<sub>DD</sub> < 1 μA</li>

### description

The TLV277x CMOS operational amplifier family combines high slew rate and bandwidth, rail-to-rail output swing, high output drive, and excellent dc-precision. The device provides 10.5 V/ $\mu$ s of slew rate and 5.1 MHz of bandwidth while only consuming 1 mA of supply current per channel. This ac-performance is much higher than current competitive CMOS amplifiers. The rail-to-rail output swing and high output drive make these devices a good choice for driving the analog input or reference of analog-to-digital converters. These devices also have low distortion while driving a 600- $\Omega$  load for use in telecom systems.

These amplifiers have a  $360-\mu V$  input offset voltage, a 17 nV/ $\sqrt{Hz}$  input noise voltage, and a 2-pA input bias current for measurement, medical, and industrial applications. The TLV277x family is also specified across an extended temperature range ( $-40^{\circ}C$  to  $125^{\circ}C$ ), making it useful for automotive systems.

These devices operate from a 2.5-V to 5.5-V single supply voltage and are characterized at 2.7 V and 5 V. The single-supply operation and low power consumption make these devices a good solution for portable applications. The following table lists the packages available.

#### **FAMILY PACKAGE TABLE**

DEVICE	NUMBER OF	PACKAGE TYPES			OLULTDOWN.	UNIVERSAL
DEVICE	CHANNELS	SOIC	TSSOP	SOT-23	SHUTDOWN	EVM BOARD
TLV2770	1	8	_	_	Yes	
TLV2771	1	8	_	5	_	
TLV2772	2	8	8	_	_	See the EVM Selection Guide
TLV2773	2	14	_	_	Yes	(SLOU060)
TLV2774	4	14	14	_	_	,
TLV2775	4	16	16	_	Yes	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

### A SELECTION OF SINGLE-SUPPLY OPERATIONAL AMPLIFIER PRODUCTS†

DEVICE	V <sub>DD</sub> (V)	BW (MHz)	SLEW RATE (V/μs)	I <sub>DD</sub> (per channel) (μA)	RAIL-TO-RAIL
TLV277x	2.5 – 6	5.1	10.5	1000	0
TLV247x	2.7 – 6	2.8	1.5	600	I/O
TLV245x	2.7 – 6	0.22	0.11	23	I/O
TLV246x	2.7 – 6	6.4	1.6	550	I/O

<sup>†</sup> All specifications measured at 5 V.

### ORDERING INFORMATION<sup>†</sup>

T <sub>A</sub>	V <sub>IO</sub> max AT 25°C (mV)	PACK	AGE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	2.5	SOIC (D) Tape and reel TLV2770Q SOIC (D) Tape and reel TLV2770A SOIC (D) Tape and reel TLV2771Q SOIC (D) Tape and reel TLV2771Q SOIC (D) Tape and reel TLV2771A SOIC (D) Tape and reel TLV2771A SOIC (D) Tape and reel TLV2772Q TSSOP (PW) Tape and reel TLV2772A TSSOP (PW) Tape and reel TLV2773A SOIC (D) Tape and reel TLV2773A SOIC (D) Tape and reel TLV2773A SOIC (D) Tape and reel TLV2774Q TSSOP (PW) Tape and reel TLV2774Q SOIC (D) Tape and reel TLV2774Q TSSOP (PW) Tape and reel TLV2774Q SOIC (D) Tape and reel TLV2774Q TSSOP (PW) Tape and reel TLV2774A SOIC (D) Tape and reel TLV2775Q TSSOP (PW) Tape and reel TLV2775A	TLV2770QDRQ1§		
	1.6	SOIC (D)	Tape and reel	TLV2770AQDRQ1§	
	2.5	SOT-23 (DBV)	Tape and reel	TLV2771QDBVRQ1	VBPQ
	2.5	SOIC (D)	Tape and reel	TLV2771QDRQ1§	
	1.6	SOIC (D)	Tape and reel	TLV2771AQDRQ1§	
	2.5	SOIC (D)	Tape and reel	TLV2772QDRQ1	TLV2772QI
		TSSOP (PW)	Tape and reel	TLV2772QPWRQ1	TLV2772QI
	1.0	SOIC (D)	Tape and reel	TLV2772AQDRQ1	TLV2772AQ
	1.6	TSSOP (PW)	Tape and reel	TLV2772AQPWRQ1	TLV2772QI
-40°C to 125°C	2.5	SOIC (D)	Tape and reel	TLV2773QDRQ1§	
	1.6	SOIC (D)	Tape and reel	TLV2773AQDRQ1§	
	0.7	SOIC (D)	Tape and reel	TLV2774QDRQ1§	
	2.7	TSSOP (PW)	Tape and reel	TLV2774QPWRQ1§	
	0.4	SOIC (D)	Tape and reel	TLV2774AQDRQ1§	
	2.1	TSSOP (PW)	Tape and reel	TLV2774AQPWRQ1§	
	0.7	SOIC (D)	Tape and reel	TLV2775QDRQ1§	
	2.7	TSSOP (PW)	Tape and reel	TLV2775QPWRQ1§	
	2.1	SOIC (D)	Tape and reel	TLV2775AQDRQ1§	
		TSSOP (PW)	Tape and reel	TLV2775AQPWRQ1§	

<sup>&</sup>lt;sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.




<sup>&</sup>lt;sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

<sup>§</sup> Product Preview

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

### **TLV277x PACKAGE PINOUTS**



NC - No internal connection

<sup>†</sup> This device is in the Product Preview stage of development. Contact your local Texas Instruments sales office for availability.

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	
Differential input voltage, V <sub>ID</sub> (see Note 2)	±V <sub>DD</sub>
Input voltage range, V <sub>I</sub> (any input, see Note 1)	–0.3 V to V <sub>DD</sub>
Input current, I <sub>I</sub> (any input)	±4 mA
Output current, IO	±50 mA
Total current into V <sub>DD+</sub>	±50 mA
Total current out of GND	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	Unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : Q suffix	–40°C to 125°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>&</sup>lt;sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to GND.
  - 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below GND 0.3 V.
  - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

#### **ESD RATING TABLE**

	Human Body Model (4)	2 (H1C)	127
CCD roting	Charged-Device Model (4)	1 (C5)	kV
ESD rating	Machine Model (4)	150 (M2)	V
	Machine Model (5)	100 (M1)	V

NOTE 4: ESD protection level per AEC Q100 Classification TLV2771QDBVRQ1 NOTE 5: ESD protection level per AEC Q100 Classification TLV2772QPWRG4Q1

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
DBV	437 mW	3.5 mW/°C	280 mW	227 mW	87 mW
PW	700 mW	5.6 mW/°C	448 mW	364 mW	140 mW

### recommended operating conditions

	Q	Q SUFFIX  MIN MAX  2.5 6  GND V <sub>DD+</sub> -1.3  GND V <sub>DD+</sub> -1.3  -40 125	
	MIN		UNIT
Supply voltage, V <sub>DD</sub>	2.5	6	V
Input voltage range, V <sub>I</sub>	GND	V <sub>DD+</sub> -1.3	V
Common-mode input voltage, V <sub>IC</sub>	GND	V <sub>DD+</sub> -1.3	V
Operating free-air temperature, T <sub>A</sub>	-40	125	°C



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

## electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 2.7 V (unless otherwise noted)

	DADAMETED	TEGT COMPLETIONS		TL	V2771-0	<b>Q</b> 1	
	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
.,	land office back to	$V_{IC} = 0, V_{O} = 0, R_{S} = 50 \Omega$	25°C		0.48	2.5	>/
$V_{IO}$	Input offset voltage	$V_{DD} = \pm 1.35 \text{ V}$ , No load	Full range		0.53	2.7	mV
$\alpha_{VIO}$	Temperature coefficient of input offset voltage		25°C to 125°C		2		μV/°C
	land offer have been seen	<u>.</u>	25°C		1	60	4
I <sub>IO</sub>	Input offset current	$V_{IC} = 0, V_O = 0, R_S = 50 \Omega$	Full range		2	125	рA
	land big a summer		25°C		2	60	4
I <sub>IB</sub>	Input bias current		Full range		6	350	рA
			25°C		2.6		
١,,		$I_{OH} = -0.675 \text{ mA}$	Full range		2.5		
V <sub>OH</sub>	High-level output voltage		25°C		2.4		V
		$I_{OH} = -2.2 \text{ mA}$	Full range		2.1		
		V 4.05 V 1 0.075 mA	25°C		0.1		
l.,	Low-level output voltage	$V_{IC} = 1.35 \text{ V}, I_{OL} = 0.675 \text{ mA}$	Full range		0.2		V
V <sub>OL</sub>		V 4.05 V 1 0.0 m A	25°C		0.21		
		$V_{IC} = 1.35 \text{ V}, I_{OL} = 2.2 \text{ mA}$	Full range		0.6		
	Large-signal differential voltage	$V_{IC} = 1.35 \text{ V}, R_L = 10 \text{ k}\Omega^{\ddagger},$	25°C	20	380		\//\/
A <sub>VD</sub>	amplification	$V_0 = 0.6 \text{ V to } 2.1 \text{ V}$	Full range	13			V/mV
r <sub>i(d)</sub>	Differential input resistance		25°C		10 <sup>12</sup>		Ω
c <sub>i(c)</sub>	Common-mode input capacitance	f = 10 kHz	25°C		8		pF
z <sub>o</sub>	Closed-loop output impedance	f = 100 kHz, A <sub>V</sub> = 10	25°C		25		Ω
OMBB	O	$V_{IC} = 0$ to 1.5 V, $V_{O} = V_{DD}/2$ ,	25°C	60	84		Ē
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$	Full range	60	82		dB
	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to 5 V}, V_{IC} = V_{DD}/2,$	25°C	70	89	89	
k <sub>SVR</sub>	$(\Delta V_{DD} / \Delta V_{IO})$	No load	Full range	70	84		dB
I	Supply ourrent (per change)	V V /2 No load	25°C		1	2	m A
I <sub>DD</sub>	Supply current (per channel)	$V_O = V_{DD}/2$ , No load	Full range			2	mA

<sup>†</sup> Full range is –40°C to 125°C for Q level part. ‡ Referenced to 1.35 V

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

## operating characteristics at specified free-air temperature, V<sub>DD</sub> = 2.7 V (unless otherwise noted)

	24244555	TEST COMPLETION			TL			
	PARAMETER	TEST CONDITION	T <sub>A</sub> †	MIN	TYP	MAX	UNIT	
0.0	Olements at mile and	V 0.0.V.O 400E	D 401-0	25°C	5	9		\// -
SR	Slew rate at unity gain	$V_{O(PP)} = 0.8 \text{ V}, C_L = 100 \text{ pF},$	$H_{L} = 10 \text{ K}\Omega$	Full range	4.7	6		V/μs
V	Carrieral and immedian contains	f = 1 kHz		25°C		21		>1/-/ <del>   -</del>
V <sub>n</sub>	Equivalent input noise voltage	f = 10 kHz		25°C		17		nV/√ <del>Hz</del>
V	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C	0.33		μV	
$V_{N(PP)}$	noise voltage	f = 0.1 Hz to 10 Hz		25°C	0.86		μV	
In	Equivalent input noise current	f = 100 Hz 25°C				0.6		
			A <sub>V</sub> = 1		C	0.0085%		
THD + N	Total harmonic distortion plus noise	$R_L = 600 \Omega$ , $f = 1 \text{ kHz}$	A <sub>V</sub> = 10	25°C		0.025%		
	110130		A <sub>V</sub> = 100			9 6 21 17 0.33 0.86		
	Gain-bandwidth product	$f = 10 \text{ kHz}, R_L = 600 \Omega, C_L =$	100 pF	25°C		4.8		MHz
	O a Million or Manage	$A_V = -1$ ,	0.1%	25°C		0.186		_
t <sub>s</sub>	Settling time	Step = 0.85 V to 1.85 V, $R_L = 600 \Omega$ , $C_L = 100 pF$	0.01%	25°C		3.92		μs
φm	Phase margin at unity gain	D 600 0 C 100 pF		25°C		46°		
	Gain margin	$R_L = 600 \Omega, C_L = 100 pF$		25°C		9 6 21 17 0.33 0.86 0.6 0.0085% 0.025% 0.12% 4.8 0.186 3.92 46°		dB

<sup>†</sup> Full range is -40°C to 125°C.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

# electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V (unless otherwise noted)

	PARAMETER	TEST	<b>T</b> †	TL	/2771-0	ີ21	UNIT
	PANAMETEN	CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage	V <sub>IC</sub> = 0, No load	25°C		0.5	2.5	mV
VIO	input onset voltage	$V_O = 0$ , $R_S = 50 \Omega$ , $V_{DD} = \pm 2.5 V$	Full range		0.6	2.7	111 V
$\alpha_{\text{VIO}}$	Temperature coefficient of input offset voltage		25°C to 125°C		2		μV/°C
	land affect of the state of the	],, ,,, , <b>,</b> ,,,,,	25°C		1	60	A
I <sub>IO</sub>	Input offset current	$V_{IC} = 0, V_{O} = 0, R_{S} = 50 \Omega, V_{DD} = \pm 2.5 V$	Full range		2	125	рA
	Innut bing gurrent		25°C		2	60	~ ^
I <sub>IB</sub>	Input bias current		Full range	6 3 4.9 4.8 4.7 4.4	350	рA	
		1.2 mA	25°C		4.9		
l.,	High level output voltage	$I_{OH} = -1.3 \text{ mA}$	Full range		4.8		V
V <sub>OH</sub>	High-level output voltage	1. 404	25°C		4.7		V
		$I_{OH} = -4.2 \text{ mA}$	Full range		4.4	1	
		$V_{IC} = 2.5 \text{ V}, I_{OI} = 1.3 \text{ mA}$	25°C		0.1		
V 1	Low-level output voltage	V <sub>IC</sub> = 2.5 V, I <sub>OL</sub> = 1.5 IIIA	Full range		0.2		l <sub>v</sub>
$V_{OL}$	Low-level output voltage	$V_{IC} = 2.5 \text{ V}, I_{OI} = 4.2 \text{ mA}$			0.21		V
		V <sub>IC</sub> = 2.5 V, I <sub>OL</sub> = 4.2 IIIA	Full range	ge 0.2 0.21 ge 0.6			
۸	Large-signal differential voltage	$V_{IC} = 2.5 \text{ V}, R_{I} = 10 \text{ k}\Omega^{\ddagger}, V_{O} = 1 \text{ V to 4 V}$	25°C	20	0.6 2.7  2  1 60 2 125 2 60 6 350 4.9 4.8 4.7 4.4 0.1 0.2 0.21 0.6 0 450 3 1012 8 20 0 96 0 93 0 98 0 89 0 84 1 2		V/mV
$A_{VD}$	amplification	VIC = 2.5 V, FIC = 10 K22 V, VO = 1 V 10 4 V	Full range	13			V/IIIV
r <sub>i(d)</sub>	Differential input resistance		25°C		10 <sup>12</sup>		Ω
c <sub>i(c)</sub>	Common-mode input capacitance	f = 10 kHz	25°C		8		pF
z <sub>o</sub>	Closed-loop output impedance	$f = 100 \text{ kHz}, A_V = 10$	25°C		20		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 3.7 \text{ V},$	25°C	60	96		dB
CIVINN	Common-mode rejection ratio	$V_O = V_{DD}/2$ , $R_S = 50 \Omega$	Full range	60	93		uБ
k	Supply voltage rejection ratio	V <sub>DD</sub> = 2.7 V to 5 V,	25°C	70	89		٩D
KSVR	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = V_{DD}/2$ , No load	Full range	70	84		dB
I <sub>DD</sub>	Supply current (per channel)	$V_O = V_{DD}/2$ , No load	25°C		1	2	mA
טטי	oupply culterit (per charmer)	VO - VDD/2, NO 10au	Full range			2	111/

<sup>†</sup> Full range is – 40°C to 125°C for Q level part. ‡ Referenced to 2.5 V

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

### operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	24244555	TT0T 001/DIT16			TL	V2771-Q1		
	PARAMETER	TEST CONDITIO	ONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
O.D.	Olever make and consider make	V 45V 0 400 "	- 1010	25°C	5	10.5		\// -
SR	Slew rate at unity gain	$\begin{array}{c} V_{O(PP)} = 1.5 \text{ V, } C_L = 100 \text{ pF, } R_L = 10 \text{ k}\Omega & \\ \hline Full \text{ r.} \\ f = 1 \text{ kHz} & 25 \\ f = 10 \text{ kHz} & 25 \\ f = 0.1 \text{ Hz to 1 Hz} & 25 \\ f = 0.1 \text{ Hz to 10 Hz} & 25 \\ f = 0.1 \text{ Hz to 10 Hz} & 25 \\ \hline f = 100 \text{ Hz} & 25 \\ \hline R_L = 600 \ \Omega, \\ f = 1 \text{ kHz} & \\ \hline A_V = 10 \\ \hline A_V = 100 \\ \hline A_V = 100 \\ \hline A_V = 100 \\ \hline A_V = -1, \\ \hline Step = 1.5 \text{ V to } 3.5 \text{ V,} \\ R_L = 600 \ \Omega, \ C_L = 100 \text{ pF} \\ \hline 0.01\% & 25 \\ \hline 0.01\% & 25 \\ \hline \end{array}$	Full range	4.7	6		V/μs	
V	Facility along time of major continues	f = 1 kHz		25°C		5 10.5		~\//\ <del> </del>
V <sub>n</sub>	Equivalent input noise voltage	f = 10 kHz		25°C			nV/√ <del>Hz</del>	
V	Peak-to-peak equivalent input	uivalent input f = 0.1 Hz to 1 Hz		25°C		0.33		μV
$V_{N(PP)}$	noise voltage	f = 0.1 Hz to 10 Hz 25°C 0.8		0.86	/P MAX  1.5 6 17 12 12 33 36 1.6 1 % % % 34 97	μV		
In	Equivalent input noise current	f = 100 Hz		25°C	0.6			fA/√ <del>Hz</del>
		_	A <sub>V</sub> = 1			0.005%		
THD + N	Total harmonic distortion plus noise		A <sub>V</sub> = 10	25°C		0.016%		
THD + N	noise	I – I RIIZ	A <sub>V</sub> = 100	1	0.095%			
	Gain-bandwidth product	$f = 10 \text{ kHz}, R_L = 600 \Omega, C_L$	= 100 pF	25°C		5.1		MHz
	O a Million on Minner	$A_V = -1$ ,	0.1%	25°C		0.134		_
t <sub>s</sub>	Settling time	Step = 1.5 V to 3.5 V, $R_L = 600 \Omega$ , $C_L = 100 pF$	0.01%	25°C		1.97		μs
φm	Phase margin at unity gain	D 600 0 C 100 pF		25°C		46°		
	Gain margin	$R_L = 600 \Omega, C_L = 100 pF$		25°C		12		dB

<sup>†</sup> Full range is –40°C to 125°C.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

# electrical characteristics at specified free-air temperature, $V_{DD}$ = 2.7 V (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	T <sub>A</sub> †	TL	V2772-0	21	TLV	2772A-	Q1	LINUT
	PANAMETEN	TEST CON	DITIONS	'A'	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
$V_{IO}$	Input offset voltage			25°C		0.44	2.5		0.44	1.6	mV
VIO	input onset voltage			Full range		0.47	2.7		0.47	1.9	IIIV
$\alpha_{\text{VIO}}$	Temperature coefficient of input offset voltage	$V_{DD} = \pm 1.35 \text{ V},$ $V_{IC} = 0,$	$V_O = 0$ ,	25°C to 125°C		2			2		μV/°C
	land the standard	$R_S = 50 \Omega$		25°C		1	60		1	60	4
I <sub>IO</sub>	Input offset current			Full range		2	125		2	125	pA
	Innut bigg gurrent			25°C		2	60		2	60	<b>~</b> Λ
I <sub>IB</sub>	Input bias current			Full range		6	350		6	350	pA
V <sub>ICR</sub>	Common-mode input voltage range	CMRR > 60 dB,	$R_S = 50 \Omega$	25°C	0 to 1.4 0 to	-0.3 to 1.7 -0.3 to		0 to 1.4 0 to	-0.3 to 1.7 -0.3 to		٧
					1.4	1.7		1.4	1.7		
		$I_{OH} = -0.675 \text{ mA}$		25°C		2.6			2.6		i
$V_{OH}$	High-level output	10H 0107 0 1111 1		Full range	2.45			2.45			V
· OH	voltage	$I_{OH} = -2.2 \text{ mA}$		25°C		2.4			2.4		_
		011		Full range	2.1			2.1			
	$V_{IC}$	$V_{IC} = 1.35 \text{ V}, \qquad I_{OL} = 0.675 \text{ mA}$	I <sub>OL</sub> = 0.675 mA	25°C		0.1			0.1		-l
$V_{OL}$	Low-level output voltage		Full range			0.2			0.2	V	
	voltage	V <sub>IC</sub> = 1.35 V,	$I_{OL} = 2.2 \text{ mA}$	25°C		0.21	0.0		0.21	0.0	_
				Full range			0.6			0.6	
$A_{VD}$	Large-signal differential voltage	$V_{IC} = 1.35 \text{ V},$	$R_L = 10 \text{ k}\Omega,^{\ddagger}$	25°C	20	380		20	380		V/mV
۷.	amplification	$V_0 = 0.6 \text{ V to } 2.1 \text{ V}$		Full range	13			13			.,
r <sub>i(d)</sub>	Differential input resistance			25°C		10 <sup>12</sup>			10 <sup>12</sup>		Ω
c <sub>i(c)</sub>	Common-mode input capacitance	f = 10 kHz,		25°C		8			8		pF
z <sub>o</sub>	Closed-loop output impedance	f = 100 kHz,	A <sub>V</sub> = 10	25°C		25			25		Ω
CMDD	Common-mode	$V_{IC} = V_{ICR}$ (min),	V <sub>O</sub> = 1.5 V,	25°C	60	84		60	84		40
CMRR	rejection ratio		Full range	60	82		60	82		dB	
k <sub>SVR</sub>	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to 5 V},$	$V_{IC} = V_{DD}/2$ ,	25°C	70	89		70	89		dB
	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	70	84		70	84		
I <sub>DD</sub>	Supply current	V <sub>O</sub> = 1.5 V,	No load	25°C		1	2		1	2	mA
טטי	(per channel)	v <sub>O</sub> = 1.5 v,	140 1040	Full range			2			2	111/5

<sup>†</sup> Full range is -40°C to 125°C for Q level part. ‡ Referenced to 1.35 V



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

## operating characteristics at specified free-air temperature, V<sub>DD</sub> = 2.7 V (unless otherwise noted)

PARAMETER TEST CONDITIONS					TLV2772-Q1			TLV					
PARAMETER		IESI CONI	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT			
	Slew rate at unity gain	v 00v	0 400 - 5	25°C	5	9		5	9				
SR		$V_{O(PP)} = 0.8 \text{ V},$ $R_L = 10 \text{ k}\Omega$	C <sub>L</sub> = 100 pF,	Full range	4.7	6		4.7	6		V/μs		
V	Equivalent input	f = 1 kHz		25°C		21			21		VI / III		
Vn	noise voltage	f = 10 kHz	25°C		17			17		nV/√ <del>Hz</del>			
	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		0.33			0.33		μV		
V <sub>N(PP)</sub>	equivalent input noise voltage	f = 0.1 Hz to 10 H	25°C		0.86			0.86		μV			
In	Equivalent input noise current	f = 100 Hz		25°C		0.6			0.6		fA /√ <del>Hz</del>		
	Total harmonic distortion plus noise		A <sub>V</sub> = 1		(	0.0085%		C	0.0085%				
THD + N		$R_L = 600 \Omega$ , f = 1  kHz	A <sub>V</sub> = 10	25°C		0.025%			0.025%				
		1 – 1 1012	A <sub>V</sub> = 100			0.12%			0.12%				
	Gain-bandwidth product	f = 10  kHz, $C_L = 100 \text{ pF}$	$R_L = 600 \Omega$ ,	25°C		4.8			4.8		MHz		
	Settling time			$A_V = -1$ , Step = 0.85 V to	0.1%	25°C		0.186			0.186		
t <sub>s</sub>		$1.85 \text{ V},$ $R_L = 600 \Omega,$ $C_L = 100 \text{ pF}$	0.01%	25°C		3.92			3.92		μS		
φ <sub>m</sub>	Phase margin at unity gain	R <sub>L</sub> = 600 Ω,	C <sub>L</sub> = 100 pF	25°C		46°			46°				
	Gain margin			25°C		12			12		dB		

<sup>†</sup> Full range is –40°C to 125°C for Q level part.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

# electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		T <sub>A</sub> †	TL	V2772-0	21	TLV2772A-Q1			UNIT			
	PANAMETEN	TEST CONE	THONS	'A'	MIN	TYP	MAX	MIN	TYP	MAX	UNIT			
$V_{IO}$	Input offset voltage					0.36	2.5		0.36	1.6	mV			
VЮ	input onset voltage			Full range		0.4	2.7		0.4	1.9	1110			
$\alpha_{\text{VIO}}$	Temperature coefficient of input offset voltage	$V_{DD} = \pm 2.5 \text{ V},$	$V_O = 0$ ,	25°C to 125°C		2			2		μV/°C			
	land to effect assument	$V_{IC} = 0$ ,	$R_S = 50 \Omega$	25°C		1	60		1	60	A			
I <sub>IO</sub>	Input offset current			Full range		2	125		2	125	pΑ			
	Innut bigg gurrent			25°C		2	60		2	60	<b>~</b> Λ			
I <sub>IB</sub>	Input bias current			Full range		6	350		6	350	рA			
V <sub>ICR</sub> Common-mode input voltage range	Common-mode input voltage range	CMRR > 60 dB,	$R_S = 50 \Omega$	25°C	0 to 3.7	-0.3 to 3.8 -0.3		0 to 3.7	-0.3 to 3.8 -0.3		V			
				Full range	to 3.7	to 3.8		to 3.7	to 3.8					
V <sub>OH</sub>	High-level output voltage	1.2 m 1		25°C		4.9			4.9		V			
		$I_{OH} = -1.3 \text{ mA}$		Full range	4.8			4.8						
		I <sub>OH</sub> = -4.2 mA		25°C		4.7			4.7					
		10H = -4.2 IIIA		Full range	4.4			4.4						
	Low-level output voltage	$V_{IC} = 2.5 \text{ V},$ $V_{IC} = 2.5 \text{ V},$	$I_{OL} = 1.3 \text{ mA}$ $I_{OL} = 4.2 \text{ mA}$	25°C		0.1			0.1		- v			
$V_{OL}$				Full range			0.2			0.2				
VOL				25°C		0.21			0.21					
		V <sub>10</sub> = 2.5 V,		Full range			0.6			0.6				
$A_{VD}$	Large-signal differential voltage	$V_{IC} = 2.5 \text{ V},$	$R_L = 10 \text{ k}\Omega,^{\ddagger}$	25°C	20	450		20	450		V/mV			
, vD	amplification				$V_O = 1 V \text{ to } 4 V$		Full range	13			13			.,
r <sub>i(d)</sub>	Differential input resistance			25°C		10 <sup>12</sup>			10 <sup>12</sup>		Ω			
c <sub>i(c)</sub>	Common-mode input capacitance	f = 10 kHz,		25°C		8			8		pF			
z <sub>o</sub>	Closed-loop output impedance	f = 100 kHz,	A <sub>V</sub> = 10	25°C		20			20		Ω			
CMRR	Common-mode	$V_{IC} = V_{ICR}$ (min),	$V_0 = 3.7 \text{ V},$	25°C	60	96		60	96		dB			
	rejection ratio	$R_S = 50 \Omega$		Full range	60	93		60	93					
k <sub>SVR</sub>	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to 5 V},$	$V_{IC} = V_{DD}/2$ ,	25°C	70	89		70	89		dB			
0 111	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	70	84		70	84					
loo	Supply current	V <sub>O</sub> = 1.5 V,	No load	25°C		1	2		1	2	mA			
I <sub>DD</sub>	(per channel)	VO = 1.5 V,	เพบ เบสน์	Full range			2			2	IIIA			

<sup>†</sup> Full range is -40°C to 125°C for Q level part. ‡ Referenced to 2.5 V

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

### operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

		TEGT GOVERNO			TLV2772-Q1			TLV						
PARAMETER		TEST CON	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT				
	Slew rate at unity gain	V 45V	0 400 - 5	25°C	5	10.5		5	10.5					
SR		$V_{O(PP)} = 1.5 \text{ V},$ $R_{L} = 10 \text{ k}\Omega$	C <sub>L</sub> = 100 pF,	Full range	4.7	6		4.7	6		V/μs			
V	Equivalent input	f = 1 kHz		25°C		17			17					
Vn	noise voltage	f = 10 kHz	25°C		12			12		nV/√ <del>Hz</del>				
Peak-to-peak V <sub>N(PP)</sub> equivalent input noise voltage		f = 0.1 Hz to 1 Hz	25°C		0.33			0.33		μV				
		f = 0.1 Hz to 10 H	25°C		0.86			0.86		μV				
In	Equivalent input noise current	f = 100 Hz		25°C		0.6			0.6		fA/√ <del>Hz</del>			
	Total harmonic distortion plus noise	<b>D</b> 200 C	A <sub>V</sub> = 1			0.005%			0.005%					
THD + N		$R_L = 600 \Omega$ , f = 1  kHz	A <sub>V</sub> = 10	25°C		0.016%			0.016%					
	diotoriton pido noto	1 – 1 KHZ	A <sub>V</sub> = 100			0.095%			0.095%					
	Gain-bandwidth product	f = 10  kHz, $C_L = 100 \text{ pF}$	$R_L = 600 \Omega$ ,	25°C		5.1			5.1		MHz			
	Settling time		O a Million and the co	O a Million and Manage	$A_V = -1$ , Step = 1.5 V to	0.1%	25°C		0.134			0.134		
t <sub>s</sub>		$3.5 \text{ V},$ $R_L = 600 \Omega,$ $C_L = 100 \text{ pF}$	0.01%	25°C		1.97			1.97		μS			
φ <sub>m</sub>	Phase margin at unity gain	$R_L = 600 \Omega$ ,	C <sub>L</sub> = 100 pF	25°C		46°			46°					
Gain margin			25°C		12			12		dB				

<sup>†</sup> Full range is -40°C to 125°C for Q level part.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008


### **TYPICAL CHARACTERISTICS**

### **Table of Graphs**

			FIGURE
V <sub>IO</sub>	Input offset voltage	Distribution vs Common-mode input voltage Distribution	1, 2 3, 4 5, 6
I <sub>IB</sub> /I <sub>IO</sub>	Input bias and input offset currents	vs Free-air temperature	7
V <sub>OH</sub>	High-level output voltage	vs High-level output current	8, 9
V <sub>OL</sub>	Low-level output voltage	vs Low-level output current	10, 11
V <sub>O(PP)</sub>	Maximum peak-to-peak output voltage	vs Frequency	12, 13
I <sub>OS</sub>	Short-circuit output current	vs Supply voltage vs Free-air temperature	14 15
V <sub>O</sub>	Output voltage	vs Differential input voltage	16
A <sub>VD</sub>	Large-signal differential voltage amplification and phase margin	vs Frequency	17, 18
A <sub>VD</sub>	Differential voltage amplification	vs Load resistance vs Free-air temperature	19 20, 21
z <sub>o</sub>	Output impedance	vs Frequency	22, 23
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	24 25
k <sub>SVR</sub>	Supply-voltage rejection ratio	vs Frequency	26, 27
I <sub>DD</sub>	Supply current (per channel)	vs Supply voltage	28
SR	Slew rate	vs Load capacitance vs Free-air temperature	29 30
Vo	Voltage-follower small-signal pulse response		31, 32
Vo	Voltage-follower large-signal pulse response		33, 34
V <sub>O</sub>	Inverting small-signal pulse response		35, 36
Vo	Inverting large-signal pulse response		37, 38
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency	39, 40
	Noise voltage (referred to input)	Over a 10-second period	41
THD + N	Total harmonic distortion plus noise	vs Frequency	42, 43
	Gain-bandwidth product	vs Supply voltage	44
B <sub>1</sub>	Unity-gain bandwidth	vs Load capacitance	45
φ <sub>m</sub>	Phase margin	vs Load capacitance	46
	Gain margin	vs Load capacitance	47
	Amplifier with shutdown pulse turnon/off characteristics		48–50
	Supply current with shutdown pulse turnon/off characteristics		51–53
	Shutdown supply current	vs Free-air temperature	54
	Shutdown forward/reverse isolation	vs Frequency	55, 56



### TYPICAL CHARACTERISTICS



INPUT OFFSET VOLTAGE

40

V<sub>DD</sub> = 5 V

R<sub>L</sub> = 10 kΩ

T<sub>A</sub> = 25°C

30

25

15

10

5

**DISTRIBUTION OF TLV2772** 


Figure 1


Figure 2

V<sub>IO</sub> - Input Offset Voltage - mV

-2.5 -2 -1.5 -1 -0.5 0 0.5

1 1.5 2 2.5





### **TYPICAL CHARACTERISTICS**




Figure 5

### **INPUT BIAS AND OFFSET CURRENT** FREE-AIR TEMPERATURE IB and I IO - Input Bias and Input Offset Currents - nA 0.20 $V_{DD} = 5 V$ $V_{IC} = 0$ $V_0 = 0$ $R_S = 50 \Omega$ 0.15 $I_{IB}$ 0.10 0.05 Ι<sub>ΙΟ</sub> -50 -25 0 25 100 125 -75 50 75 $T_A$ – Free-Air Temperature – $^{\circ}C$

Figure 7

DISTRIBUTION OF TLV2772
INPUT OFFSET VOLTAGE







Figure 6


# HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT




### TYPICAL CHARACTERISTICS









### TYPICAL CHARACTERISTICS

### **MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE**




Figure 13

# SHORT-CIRCUIT OUTPUT CURRENT





Figure 14

## SHORT-CIRCUIT OUTPUT CURRENT



OUTPUT VOLTAGE




Figure 16

Vo - Output Voltage - V

### TYPICAL CHARACTERISTICS

# LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN




Figure 17

# LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN





Figure 18




### **TYPICAL CHARACTERISTICS**

# **DIFFERENTIAL VOLTAGE AMPLIFICATION LOAD RESISTANCE** 250 T<sub>A</sub> = 25°C A<sub>VD</sub> - Differential Voltage Amplification - V/mV 200 $V_{DD} = 2.7 V$ $V_{DD} = 5 V$ 150 100 50 0.1 10 100 1000 $\textbf{R}_{\textbf{L}}$ – Load Resistance – $\textbf{k}\Omega$


Figure 19




### **DIFFERENTIAL VOLTAGE AMPLIFICATION** FREE-AIR TEMPERATURE 1000 $R_L = 10 \text{ k}\Omega$ A<sub>VD</sub> - Differential Voltage Amplification - V/mV $R_L = 1 M\Omega$ 100 $R_L = 600 \Omega$ 10 1 $V_{DD} = 5 V$ $V_{IC} = 2.5 \text{ V}$ V<sub>O</sub> = 1 V to 4 V 0.1 -75 -50 -25 25 50 75 100 125 T<sub>A</sub> – Free-Air Temperature – °C Figure 21




### TYPICAL CHARACTERISTICS






### **COMMON-MODE REJECTION RATIO** FREE-AIR TEMPERATURE 120 CMRR - Common-Mode Rejection Ratio - dB 115 110 105 100 $V_{DD} = 2.7 V$ 95 90 $V_{DD} = 5 V$ 85 80 -40 -20 20 40 60 80 100 120 140 0 $T_A$ – Free-Air Temperature – $^{\circ}C$


Figure 25





**SUPPLY CURRENT (PER CHANNEL)** 

### TYPICAL CHARACTERISTICS









**SLEW RATE** 

### TYPICAL CHARACTERISTICS

-20

-40

-60

0 0.5

### **VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE** 100 $V_{DD} = 2.7 \text{ V}$ $R_L = 600 \Omega$ 80 C<sub>L</sub> = 100 pF <sub>AV</sub> = 1 Vo - Output Voltage - mV 60 $T_{\Delta} = 25^{\circ}C$ 40 20 0 -20 -40 -60 0.5 1 1.5 2 2.5 3 3.5 4 4.5 t – Time – $\mu$ s

Figure 31

### 

**VOLTAGE-FOLLOWER** 

Figure 32

2 2.5

1 1.5






Figure 33

# VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE

t - Time - μs

3.5

4 4.5

5

3






Figure 34

### TYPICAL CHARACTERISTICS



### **TYPICAL CHARACTERISTICS**



### NOISE VOLTAGE OVER A 10 SECOND PERIOD




Figure 41

### TYPICAL CHARACTERISTICS

### TOTAL HARMONIC DISTORTION PLUS NOISE vs **FREQUENCY** THD+N - Total Harmonic Distortion Plus Noise - % $V_{DD} = 2.7 \overline{V}$ $R_L^- = 600 \Omega$ $T_A = 25^{\circ}C$ $A_{v} = 100$ 0.1 $A_{v} = 10$ Ш $A_{v} = 1$ 0.01 0.001 . 10 100 10k 100k 1k f - Frequency - Hz

TOTAL HARMONIC DISTORTION PLUS NOISE vs






Figure 42





UNITY-GAIN BANDWIDTH


Figure 43



### TYPICAL CHARACTERISTICS













Figure 49

### TYPICAL CHARACTERISTICS





**TLV2770 SUPPLY CURRENT WITH SHUTDOWN PULSE TURNON/OFF CHARACTERISTICS** 24  $\overline{SHDN} = V_{DD}$ 21 4 2 18 I DD - Supply Current - mA 15 0 Shutdown Signal - V SHDN = GND -2  $V_{DD} = 5 V$ -4 9  $A_V = 5$ T<sub>A</sub> = 25°C 6 -6 3 -8  $I_{DD}$ -10 0 -4 -2 2 4 6 10 12 14 t – Time –  $\mu$ s Figure 51






### TYPICAL CHARACTERISTICS





TLV2770



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

### PARAMETER MEASUREMENT INFORMATION




Figure 57

### driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output decreases the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series ( $R_{NULL}$ ) with the output of the amplifier, as shown in Figure 58. A minimum value of 20  $\Omega$  should work well for most applications.




Figure 58. Driving a Capacitive Load

### **APPLICATION INFORMATION**

### offset voltage

The output offset voltage,  $(V_{OO})$  is the sum of the input offset voltage  $(V_{IO})$  and both input bias currents  $(I_{IB})$  times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 59. Output Offset Voltage Model

### general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 60).




Figure 60. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 61. 2-Pole Low-Pass Sallen-Key Filter



### **APPLICATION INFORMATION**

### using the TLV2772 as an accelerometer interface

The schematic, shown in Figure 62, shows the ACH04-08-05 interfaced to the TLV1544 10-bit analog-to-digital converter (ADC).

The ACH04-08-05 is a shock sensor designed to convert mechanical acceleration into electrical signals. The sensor contains three piezoelectric sensing elements oriented to simultaneously measure acceleration in three orthogonal, linear axes (x, y, z). The operating frequency is 0.5 Hz to 5 kHz. The output is buffered with an internal JFET and has a typical output voltage of 1.80 mV/g for the x and y axis and 1.35 mV/g for the z axis.

Amplification and frequency shaping of the shock sensor output is done by the TLV2772 rail-to-rail operational amplifier. The TLV2772 is ideal for this application as it offers high input impedance, good slew rate, and excellent dc precision. The rail-to-rail output swing and high output drive are perfect for driving the analog input of the TLV1544 ADC.




Figure 62. Accelerometer Interface Schematic

The sensor signal must be amplified and frequency-shaped to provide a signal the ADC can properly convert into the digital domain. Figure 62 shows the topology used in this application for one axis of the sensor. This system is powered from a single 3-V supply. Configuring the TLV431 with a 2.2-k $\Omega$  resistor produces a reference voltage of 1.23 V. This voltage is used to bias the operational amplifier and the internal JFETs in the shock sensor.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

#### APPLICATION INFORMATION

### gain calculation

Since the TLV2772 is capable of rail-to-rail output using a 3-V supply,  $V_O = 0$  (min) to 3 V (max). With no signal from the sensor, nominal  $V_O =$  reference voltage = 1.23 V. Therefore, the maximum negative swing from nominal is 0 V - 1.23 V = -1.23 V and the maximum positive swing is 3 V - 1.23 V = 1.77 V. By modeling the shock sensor as a low impedance voltage source with output of 2.25 mV/g (max) in the x and y axis and 1.7 mV/g (max) in the z axis, the gain of the circuit is calculated by equation 1.

$$Gain = \frac{Output Swing}{Sensor Signal \times Acceleration}$$
 (1)

To avoid saturation of the operational amplifier, the gain calculations are based on the maximum negative swing of –1.23 V and the maximum sensor output of 2.25 mV/g (x and y axis) and 1.70 mV/g (z axis).

Gain (x, y) = 
$$\frac{-1.23 \text{ V}}{2.25 \text{ mV/g} \times -50 \text{ g}} = 10.9$$
 (2)

and

Gain (z) = 
$$\frac{-1.23 \text{ V}}{1.70 \text{ mV/g} \times -50 \text{ g}}$$
 = 14.5 (3)

By selecting R3 = 10 k $\Omega$  and R4 = 100 k $\Omega$ , in the x and y channels, a gain of 11 is realized. By selecting R3 = 7.5 k $\Omega$  and R4 = 100 k $\Omega$ , in the z channel, a gain of 14.3 is realized. The schematic shows the configuration for either the x- or y-axis.

#### bandwidth calculation

To calculate the component values for the frequency shaping characteristics of the signal conditioning circuit, 1 Hz and 500 Hz are selected as the minimum required 3-dB bandwidth.

To minimize the value of the input capacitor (C1) required to set the lower cutoff frequency requires a large value resistor for R2 is required. A 1-M $\Omega$  resistor is used in this example. To set the lower cutoff frequency, the required capacitor value for C1 is:

$$C1 = \frac{1}{2\pi f_{LOW} R_2} = 0.159 \,\mu\text{F} \tag{4}$$

Using a value of 0.22 μF, a more common value of capacitor, the lower cutoff frequency is 0.724 Hz.

To minimize the phase shift in the feedback loop caused by the input capacitance of the TLV2772, it is best to minimize the value of the feedback resistor R4. However, to reduce the required capacitance in the feedback loop a large value for R4 is required. Therefore, a compromise for the value of R4 must be made. In this circuit, a value of  $100 \text{ k}\Omega$  has been selected. To set the upper cutoff frequency, the required capacitor value for C2 is:

$$C2 = \frac{1}{2\pi f_{HIGH} R_4} = 3.18 \,\mu\text{F} \tag{5}$$

Using a 2.2-nF capacitor, the upper cutoff frequency is 724 Hz.

R5 and C3 also cause the signal response to roll off. Therefore, it is beneficial to design this roll-off point to begin at the upper cutoff frequency. Assuming a value of 1 k $\Omega$  for R5, the value for C3 is calculated to be 0.22  $\mu$ F.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

### APPLICATION INFORMATION

### circuit layout considerations

To achieve the levels of high performance of the TLV277x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
  components with a low inductive ground connection. However, in the areas of the amplifier inputs and
  output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
  will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
  is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This helps to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
  performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
  surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
  size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
  inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
  kept as short as possible.



### **APPLICATION INFORMATION**

### general power dissipation considerations

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 63 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

 $P_D$  = Maximum power dissipation of TLV277x IC (watts)

 $T_{MAX}$  = Absolute maximum junction temperature (150°C)

 $T_A$  = Free-ambient air temperature (°C)


 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction-to-case

 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)

### **MAXIMUM POWER DISSIPATION**

FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 63.

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

### APPLICATION INFORMATION

### shutdown function

Three members of the TLV277x family (TLV2770/3/5) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 0.8  $\mu$ A/channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care needs to be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown. The shutdown terminal threshold is always referenced to  $V_{DD}/2$ . Therefore, when operating the device with split supply voltages (e.g.  $\pm 2.5$  V), the shutdown terminal needs to be pulled to  $V_{DD}-$  (not GND) to disable the operational amplifier.

The amplifier's output with a shutdown pulse is shown in Figure 48 through Figure 50. The amplifier is powered with a single 5-V supply and configured as a noninverting configuration with a gain of 5. The amplifier turnon and turnoff times are measured from the 50% point of the shutdown pulse to the 50% point of the output waveform. The times for the single, dual, and quad are listed in the data tables. The *bump* on the rising edge of the TLV2770 output waveform is due to the start-up circuit on the bias generator. For the dual and quad (TLV2773/5), this *bump* is attributed to the bias generator's start-up circuit as well as the crosstalk between the other channel(s), which are in shutdown.

Figure 55 and Figure 56 show the amplifier's forward and reverse isolation in shutdown. The operational amplifier is powered by  $\pm 1.35$ -V supplies and configured as a voltage follower ( $A_V = 1$ ). The isolation performance is plotted across frequency for both 0.1-V<sub>PP</sub> and 2.7-V<sub>PP</sub> input signals. During normal operation, the amplifier would not be able to handle a 2.7-V<sub>PP</sub> input signal with a supply voltage of  $\pm 1.35$  V since it exceeds the common-mode input voltage range ( $V_{ICR}$ ). However, this curve illustrates that the amplifier remains in shutdown even under a worst case scenario.



### APPLICATION INFORMATION

#### macromodel information

Macromodel information provided was derived using Microsim  $Parts^{TM}$  Release 8, the model generation software used with Microsim  $PSpice^{TM}$ . The Boyle macromodel (see Note 4) and subcircuit in Figure 64 are generated using the TLV2772 typical electrical and operating characteristics at  $T_A = 25^{\circ}C$ . Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 64. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.



24-Jun-2010

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TLV2771QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TLV2772AQDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TLV2772AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TLV2772AQPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TLV2772AQPWRQ1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TLV2772QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TLV2772QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TLV2772QPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TLV2772QPWRQ1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

### PACKAGE OPTION ADDENDUM



www.ti.com

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV2771-Q1, TLV2772-Q1, TLV2772A-Q1:

• Catalog: TLV2771, TLV2772, TLV2772A

● Enhanced Product: TLV2772A-EP

Military: TLV2772M, TLV2772AM


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

24-Jun-2010

# DBV (R-PDSO-G5)


## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.

# DBV (R-PDSO-G5)


### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)


## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

- . .

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		
	Audio Amplifiers Data Converters DLP® Products DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers RFID	Audio www.ti.com/audio Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DLP® Products www.dlp.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com RFID www.ti.rid.com	Audio www.ti.com/audio Communications and Telecom  Amplifiers amplifier.ti.com Computers and Peripherals  Data Converters dataconverter.ti.com Consumer Electronics  DLP® Products www.dlp.com Energy and Lighting  DSP dsp.ti.com Industrial  Clocks and Timers www.ti.com/clocks Medical  Interface interface.ti.com Security  Logic logic.ti.com Space, Avionics and Defense  Power Mgmt power.ti.com Transportation and Automotive  Microcontrollers microcontroller.ti.com Wireless  Wireless

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

