TLV271, TLV272, TLV274 FAMILY OF 550-μA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

Rail-To-Rail Output

Wide Bandwidth . . . 3 MHz

High Slew Rate . . . 2 .4 V/μs

Supply Voltage Range . . . 2.7 V to 16 V

• Supply Current . . . 550 μA/Channel

■ Input Noise Voltage . . . 39 nV/√Hz

Input Bias Current . . . 1 pA

Specified Temperature Range
 Communication

0°C to 70°C . . . Commercial Grade -40°C to 125°C . . . Industrial Grade

Ultrasmall Packaging

- 5 Pin SOT-23 (TLV271)

- 8 Pin MSOP (TLV272)

Ideal Upgrade for TLC27x Family

description

The TLV27x takes the minimum operating supply voltage down to 2.7 V over the extended industrial temperature range while adding the rail-to-rail output swing feature. This makes it an ideal alternative to the TLC27x family for applications where rail-to-rail output swings are essential. The TLV27x also provides 3-MHz bandwidth from only $550~\mu A$.

Like the TLC27x, the TLV27x is fully specified for 5-V and \pm 5-V supplies. The maximum recommended supply voltage is 16 V, which allows the devices to be operated from a variety of rechargeable cells (\pm 8 V supplies down to \pm 1.35 V).

The CMOS inputs enable use in high-impedance sensor interfaces, with the lower voltage operation making an attractive alternative for the TLC27x in battery-powered applications.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in the TSSOP package.

The 2.7-V operation makes it compatible with Li-lon powered systems and the operating supply voltage range of many micropower microcontrollers available today including Tl's MSP430.

SELECTION OF SIGNAL AMPLIFIER PRODUCTS†


DEVICE	V _{DD} (V)	V _{IO} (μV)	lq/Ch (μA)	I _{IB} (pA)	GBW (MHz)	SR (V/μs)	SHUTDOWN RAIL- RAIL		SINGLES/DUALS/QUADS
TLV27x	2.7–16	500	550	1	3	2.4	_	0	S/D/Q
TLC27x	3–16	1100	675	1	1.7	3.6	_	_	S/D/Q
TLV237x	2.7–16	500	550	1	3	2.4	Yes	I/O	S/D/Q
TLC227x	4–16	300	1100	1	2.2	3.6	_	0	D/Q
TLV246x	2.7–6	150	550	1300	6.4	1.6	Yes	I/O	S/D/Q
TLV247x	2.7–6	250	600	2	2.8	1.5	Yes	I/O	S/D/Q
TLV244x	2.7–10	300	725	1	1.8	1.4	_	0	D/Q


[†] Typical values measured at 5 V, 25°C



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







TLV271, TLV272, TLV274 FAMILY OF 550-μA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

FAMILY PACKAGE TABLE

DEVICE	NUMBER OF		PAC	KAGE TY	PES		OLULTDOWN!	UNIVERSAL	
DEVICE	CHANNELS	PDIP	SOIC	SOT-23	TSSOP	MSOP	SHUTDOWN	EVM BOARD	
TLV271	1	8	8	5	_	_	_	Refer to the EVM	
TLV272	2	8	8	_	_	8	_	Selection Guide	
TLV274	4	14	14	_	14	_	_	(Lit# SLOU060)	

TLV271 AVAILABLE OPTIONS

	.,,		PACKAGED D	EVICES	
TA	V _{IO} MAX AT 25°C	SMALL OUTLINE	SOT-23	PLASTIC DIP	
	20 0	(D) [†]	(DBV) [‡]	SYMBOL	(P)
0°C to 70°C	5 mV	TLV271CD	TLV271CDBV	VBHC	_
-40°C to 125°C	SINV	TLV271ID	TLV271IDBV	VBHI	TLV271IP

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV271IDR).

TLV272 AVAILABLE OPTIONS

Γ				PACKAGED DEVICES						
	TA	V _{IO} MAX AT 25°C	SMALL OUTLINE	MSOP	PLASTIC DIP					
		25 0	(D)§	(DGK)§	SYMBOL	(P)				
	0°C to 70°C	E\/	TLV272CD	TLV272CDGK	AVF	_				
	-40°C to 125°C	5 mV	TLV272ID	TLV272IDGK	AVG	TLV272IP				

[§] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV272IDR).

TLV274 AVAILABLE OPTIONS

		P	ACKAGED DEVICE	S	
TA	V _{IO} MAX AT 25°C	SMALL OUTLINE (D)¶	PLASTIC DIP (N)	TSSOP (PW)¶	
0°C to 70°C	5 m\/	TLV274CD	_	TLV274CPW	
-40°C to 125°C	5 mV	TLV274ID	TLV274IN	TLV274IPW	


This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV274IDR).



[‡] This package is only available taped and reeled. For standard quantities (3,000 pieces per reel), add an R suffix (e.g., TLV270IDBVR). For smaller quantities (250 pieces per mini-reel), add a T suffix to the part number (e.g., TLV270IDBVT).


SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

TLV27x PACKAGE PINOUTS(1)



NC – No internal connection (1) SOT–23 may or may not be indicated

TYPICAL PIN 1 INDICATORS



TLV271, TLV272, TLV274 FAMILY OF 550-μA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	16.5 V
Differential input voltage, V _{ID}	±V _{DD}
Input voltage range, V _I (see Note 1)	
Input current range, I ₁	±10 mA
Output current range, IO	±100 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA: C suffix	0°C to 70°C
I suffix	–40°C to 125°C
Maximum junction temperature, T _J	150°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	(₀C\M) ⊕NC	θJA (°C/W)	T _A ≤ 25°C POWER RATING	T _A = 25°C POWER RATING
D (8)	38.3	176	710 mW	396 mW
D (14)	26.9	122.3	1022 mW	531 mW
D (16)	25.7	114.7	1090 mW	567 mW
DBV (5)	55	324.1	385 mW	201 mW
DBV (6)	55	294.3	425 mW	221 mW
DGK (8)	54.23	259.96	481 mW	250 mW
DGS (10)	54.1	257.71	485 mW	252 mW
N (14, 16)	32	78	1600 mW	833 mW
P (8)	41	104	1200 mW	625 mW
PW (14)	29.3	173.6	720 mW	374 mW
PW (16)	28.7	161.4	774 mW	403 mW

recommended operating conditions

		MIN	MAX	UNIT	
Committee on M	Single supply		16	.,	
Supply voltage, V _{DD}	Split supply	±1.35	±8	V	
Common-mode input voltage range, VICR		0	V _{DD} -1.35	V	
Operating free cir temperature T	C-suffix	0	70	°C	
Operating free-air temperature, T _A	I-suffix	-40	125		

SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and ± 5 V (unless otherwise noted)

dc performance

	PARAMETER	TEST CONDIT	IONS	T _A †	MIN	TYP	MAX	UNIT
.,				25°C		0.5	5	.,
VIO	Input offset voltage	$V_{IC} = V_{DD}/2,$ $R_{I} = 10 \text{ k}\Omega,$	$V_O = V_{DD}/2$, Rs = 50 Ω	Full range			7	mV
ανιο	Offset voltage drift	17 = 10 1/22,	113 - 00 22	25°C		2		μV/°C
		$V_{IC} = 0$ to $V_{DD} - 1.35V$,	V 07V	25°C	58	70		
	Common-mode rejection ratio	$R_S = 50 \Omega$	V _{DD} = 2.7 V	Full range	55			dB
CMDD		$V_{IC} = 0$ to V_{DD} -1.35V, $R_S = 50 \Omega$,	V _{DD} = 5 V	25°C	65	80		
CMRR				Full range	62			
		V_{IC} = -5 to V_{DD} -1.35V, R_S = 50 Ω ,	V _{DD} = ±5 V	25°C	69	85		
				Full range	66			
			., 07.,	25°C	97	106		
			$V_{DD} = 2.7 \text{ V}$	Full range	76			
	Large-signal differential voltage	$V_{O(PP)} = V_{DD}/2,$.,	25°C	100	110		JD.
AVD	amplification	$R_L = 10 \text{ k}\Omega$	$V_{DD} = 5 V$	Full range	86			dB
				25°C	100	115		
			$V_{DD} = \pm 5 V$	Full range	90			

[†] Full range is 0°C to 70°C for C suffix and full range is -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

input characteristics

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
			25°C		1	60	pА
IIO	Input offset current		70°C			100	
		$V_{DD} = 5 \text{ V}, V_{IC} = V_{DD}/2,$	125°C			1000	
		$V_O = V_{DD}/2$, $R_S = 50 \Omega$	25°C		1	60	
I _{IB}	Input bias current		70°C			100	pA
			125°C			1000	
r _{i(d)}	Differential input resistance		25°C		1000		GΩ
C _{IC}	Common-mode input capacitance	f = 21 kHz	25°C		8		pF



TLV271, TLV272, TLV274 FAMILY OF 550-μA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and ± 5 V (unless otherwise noted)

output characteristics

	PARAMETER	TEST CONDITIONS	3	T _A †	MIN	TYP	MAX	UNIT
				25°C	2.55	2.58		
			$V_{DD} = 2.7 V$	Full range	2.48			
			.,	25°C	4.9	4.93		
		$V_{IC} = V_{DD}/2$, $I_{OH} = -1 \text{ mA}$	$V_{DD} = 5 V$	Full range	4.85			
			V 15.V	25°C	4.92	4.96		
V	Lligh lovel output voltage		$V_{DD} = \pm 5 \text{ V}$	Full range	4.9			V
VOH	High-level output voltage		\/ 27\/	25°C	1.9	2.1		V
			$V_{DD} = 2.7 V$	Full range	1.5			
		$V_{IC} = V_{DD}/2$, $I_{OH} = -5 \text{ mA}$	\/ 5 \/	25°C	4.6	4.68		
			$V_{DD} = 5 V$	Full range	4.5			
			\/ +5 \/	25°C	4.7	4.84		
			$V_{DD} = \pm 5 \text{ V}$	Full range	4.65			
			Vpp = 27V	25°C		0.1	0.15	V
			V _{DD} = 2.7 V	Full range			0.22	
		$V_{IC} = V_{DD}/2$, $I_{OL} = 1 \text{ mA}$	V _{DD} = 5 V	25°C		0.05	0.1	
				Full range			0.15	
			V _{DD} = ±5 V	25°C		-4.95	-4.92	
VOL	Low-level output voltage			Full range			-4.9	
VOL	Low-level output voltage		V _{DD} = 2.7 V	25°C		0.5	0.7	
				Full range			1.1	
		$V_{IC} = V_{DD}/2$, $I_{OL} = 5 \text{ mA}$	V _{DD} = 5 V	25°C		0.28	0.4	
		VIC = VDD/2, IOL = 3 IIIA	VDD = 3 V	Full range			0.5	
			V _{DD} = ±5 V	25°C		-4.84	-4.7	
			VDD = ∓3 V	Full range			-4.65	
		$V_O = 0.5 \text{ V from rail}, V_{DD} = 2.7 \text{ V}$	Positive rail	25°C		4		
		VO = 0.5 V HOIII Tall, VDD = 2.7 V	Negative rail	25°C		5		
	Output current	V= = 0.5 V from roll V= = .5 V	Positive rail	25°C		7]
Ю		$V_O = 0.5 \text{ V from rail}, V_{DD} = 5 \text{ V}$	Negative rail	25°C		8		mA
		V 05V/ 11V 12V	Positive rail	25°C		13		1
		$V_O = 0.5 \text{ V from rail}, V_{DD} = 10 \text{ V}$	Negative rail	25°C		12		

[†] Full range is 0°C to 70°C for C suffix and full range is -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

[‡] Depending on package dissipation rating

SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

electrical characteristics at specified free-air temperature, $\rm V_{DD}$ = 2.7 V, 5 V, and ± 5 V (unless otherwise noted) (continued)

power supply

	PARAMETER	TEST COND	OITIONS	T _A †	MIN	TYP	MAX	UNIT
	Supply current (per channel)	$V_O = V_{DD}/2$	$V_{DD} = 2.7 \text{ V}$	25°C		470	560	- μΑ
I _{DD}			V _{DD} = 5 V	25°C		550	660	
			V _{DD} = 10 V	25°C		625	800	
				Full range			1000	
DCDD	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to } 16 \text{ V},$	V _{IC} = V _{DD} /2,	25°C	70	80		40
PSRR	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	65			dB

[†] Full range is 0°C to 70°C for C suffix and full range is -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

dynamic performance

	PARAMETER	TEST CONDIT	ONS	T _A †	MIN	TYP	MAX	UNIT
LIODW	Linder we be in an about the	D 010 C 40 = E	V _{DD} = 2.7 V	25°C		2.4		N.41.1-
UGBW	Unity gain bandwidth	$R_L = 2 k\Omega$, $C_L = 10 pF$	V _{DD} = 5 V to 10 V	25°C		3		MHz
			V 0.7.V	25°C	1.35	2.1		1///
			$V_{DD} = 2.7 \text{ V}$	Full range	1			V/μs
CD	Class note at smits main	$V_{O(PP)} = V_{DD}/2,$ $C_{L} = 50 \text{ pF}, R_{L} = 10 \text{ k}\Omega,$	\/ F\/	25°C	1.45	2.4		\// _{**} =
SR :	Slew rate at unity gain	$C_L = 50$ pF, $R_L = 10 \text{ k}\Omega$,	$V_{DD} = 5 V$	Full range	1.2			V/μs
			\/ \ \F\/	25°C	1.8	2.6		1//
			$V_{DD} = \pm 5 \text{ V}$	Full range	1.3			V/μs
φm	Phase margin	$R_L = 2 k\Omega$	C _L = 10 pF	25°C		65		0
	Gain margin	$R_L = 2 k\Omega$	C _L = 10 pF	25°C		18		dB
	Settling time	$V_{DD} = 2.7 \text{ V},$ $V_{(STEP)PP} = 1 \text{ V}, A_{V} = -1,$ $C_{L} = 10 \text{ pF}, R_{L} = 2 \text{ k}\Omega$	0.1%	0500		2.9		_
t _S		$V_{DD} = 5 \text{ V}, \pm 5 \text{ V},$ $V(\text{STEP})PP = 1 \text{ V}, A_{V} = -1,$ $C_{L} = 47 \text{ pF}, R_{L} = 2 \text{ k}\Omega$	0.1%	25°C		2		μs

[†] Full range is 0°C to 70°C for C suffix and full range is -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

noise/distortion performance

	PARAMETER	TEST CONDI	TEST CONDITIONS			TYP	MAX	UNIT	
		V _{DD} = 2.7 V,	A _V = 1		0.02%				
		$V_{O(PP)} = V_{DD}/2 V$, $R_{L} = 2 k\Omega$, $f = 10 kHz$	A _V = 10	25°C		0.05%			
TUD N. T. II	Total hammania distantian plus paisa	$R_L = 2 k\Omega$, $f = 10 \text{ kHz}$	A _V = 100			0.18%			
THD + N	Total harmonic distortion plus noise	$V_{DD} = 5 \text{ V}, \pm 5 \text{ V},$ $V_{O(PP)} = V_{DD}/2 \text{ V},$ $R_{L} = 2 \text{ k}\Omega, \text{ f} = 10 \text{ K}$	A _V = 1			0.02%			
			A _V = 10	25°C		0.09%			
		$R_L = 2 k\Omega$, $f = 10K$	A _V = 100			0.50%			
,,	Equivalent input noise voltage $ f = 1 \text{ kHz} $ $ f = 10 \text{ kHz} $			25°C		39		nV/√ Hz	
Vn			kHz			35		IIV/∜⊓Z	
In	Equivalent input noise current	f = 1 kHz	25°C	·	0.6		fA/√ Hz		



TLV271, TLV272, TLV274 FAMILY OF 550-µA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004


TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
CMRR	Common-mode rejection ratio	vs Frequency	1
	Input bias and offset current	vs Free-air temperature	2
VOL	Low-level output voltage	vs Low-level output current	3, 5, 7
VOH	High-level output voltage	vs High-level output current	4, 6, 8
VO(PP)	Peak-to-peak output voltage	vs Frequency	9
I _{DD}	Supply current	vs Supply voltage	10
PSRR	Power supply rejection ratio	vs Frequency	11
A _{VD}	Differential voltage gain & phase	vs Frequency	12
	Gain-bandwidth product	vs Free-air temperature	13
0.0	21 .	vs Supply voltage	14
SR	Slew rate	vs Free-air temperature	15
φm	Phase margin	vs Capacitive load	16
Vn	Equivalent input noise voltage	vs Frequency	17
	Voltage-follower large-signal pulse response		18, 19
	Voltage-follower small-signal pulse response		20
	Inverting large-signal response		21, 22
	Inverting small-signal response		23
	Crosstalk	vs Frequency	24





COMMON-MODE REJECTION RATIO FREQUENCY CMRR - Common-Mode Rejection Ratio - dB 100 V_{DD} = 5 V, 10 V 80 60 $V_{DD} = 2.7 \text{ V}$ 40 20 10 100 1 k 10 k 100 k f - Frequency - Hz Figure 1























Figure 10




Figure 11

DIFFERENTIAL VOLTAGE GAIN AND PHASE




Figure 12






Figure 13





SLEW RATE

Figure 15




Figure 16



EQUIVALENT INPUT NOISE VOLTAGE




Figure 17

VOLTAGE-FOLLOWER LARGE-SIGNAL




Figure 18

VOLTAGE-FOLLOWER LARGE-SIGNAL




Figure 19

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE




Figure 20

INVERTING LARGE-SIGNAL RESPONSE




Figure 21

INVERTING LARGE-SIGNAL RESPONSE






Figure 22





CROSSTALK vs FREQUENCY

Figure 23

Figure 24

APPLICATION INFORMATION

driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output decreases the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 25. A minimum value of 20 Ω should work well for most applications.




Figure 25. Driving a Capacitive Load

SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

APPLICATION INFORMATION

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 26. Output Offset Voltage Model

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 27).




Figure 27. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 28. 2-Pole Low-Pass Sallen-Key Filter



TLV271, TLV272, TLV274 FAMILY OF 550-μA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV27x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This helps to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 29 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

P_D = Maximum power dissipation of TLV27x IC (watts)

T_{MAX} = Absolute maximum junction temperature (150°C)


 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 29. Maximum Power Dissipation vs Free-Air Temperature

SLOS351D - MARCH 2001 - REVISED FEBRUARY 2004

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 9.1, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 4) and subcircuit in Figure 30 are generated using TLV27x typical electrical and operating characteristics at $T_A = 25$ °C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate

 V_{DD}

- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

99

NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 30. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.



PACKAGE OPTION ADDENDUM





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽
TLV271CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV271CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV271CDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV271CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV271CDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV271CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV271CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV271CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV271ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV271IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV271IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TLV271IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TLV271IDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TLV271IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TLV271IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV271IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV272CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV272CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV272CDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TLV272CDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TLV272CDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TLV272CDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
TLV272CDR	ACTIVE	SOIC	D	8	2500		CU NIPDAU	Level-1-260C-UNLII
TLV272CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TLV272ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII





18-Sep-2008

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLV272IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV272IDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV272IDGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV272IDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV272IDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV272IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV272IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV272IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV272IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV274CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274CDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274CDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274CPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274CPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274CPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274CPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV274INE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TLV274IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV274IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

18-Sep-2008

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Pa	ackage Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLV274IPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV271, TLV272, TLV274:


• Automotive: TLV271-Q1, TLV272-Q1, TLV274-Q1


NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com 5-Nov-2010


TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Г	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV271CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV271CDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV271CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV271IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV271IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV272CDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV272CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV272IDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV272IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV274CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV274CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV274IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV274IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 5-Nov-2010




*All dimensions are nominal

All difficultions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV271CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV271CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV271CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV271IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV271IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV272CDGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
TLV272CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV272IDGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
TLV272IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV274CDR	SOIC	D	14	2500	333.2	345.9	28.6
TLV274CPWR	TSSOP	PW	14	2000	346.0	346.0	29.0
TLV274IDR	SOIC	D	14	2500	333.2	345.9	28.6
TLV274IPWR	TSSOP	PW	14	2000	346.0	346.0	29.0

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

DBV (R-PDSO-G5)


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.

DBV (R-PDSO-G5)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

DGK (S-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

 $\begin{tabular}{ll} B. & This drawing is subject to change without notice. \end{tabular}$

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

RF/IF and ZigBee® Solutions www.ti.com/lprf

Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	<u>power.ti.com</u>	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

