





SBAS162G - NOVEMBER 2000 - REVISED JUNE 2007

## I<sup>2</sup>C TOUCH SCREEN CONTROLLER

### **FEATURES**

- 2.5V TO 5.25V OPERATION
- INTERNAL 2.5V REFERENCE
- DIRECT BATTERY MEASUREMENT (0.5V TO 6V)
- ON-CHIP TEMPERATURE MEASUREMENT
- TOUCH-PRESSURE MEASUREMENT
- I<sup>2</sup>C INTERFACE SUPPORTS:
   Standard, Fact, and Ukak, Speed N
- Standard, Fast, and High-Speed Modes

  AUTO POWER DOWN
- TSSOP-16 AND VFBGA-48 PACKAGES

## APPLICATIONS


- PERSONAL DIGITAL ASSISTANTS
- PORTABLE INSTRUMENTS
- POINT-OF-SALES TERMINALS
- PAGERS
- TOUCH SCREEN MONITORS
- CELLULAR PHONES

## DESCRIPTION

The TSC2003 is a 4-wire resistive touch screen controller. It also features direct measurement of two batteries, two auxiliary analog inputs, temperature measurement, and touchpressure measurement.

The TSC2003 has an on-chip 2.5V reference that can be utilized for the auxiliary inputs, battery monitors, and temperature-measurement modes. The reference can also be powered down when not used to conserve power. The internal reference will operate down to 2.7V supply voltage while monitoring the battery voltage from 0.5V to 6V.

The TSC2003 is available in the small TSSOP-16 and VFBGA-48 packages and is specified over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily inclue testing of all parameters.

#### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	MAXIMUM RELATIVE ACCURACY (LSB)	MAXIMUM GAIN ERROR (LSB)	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER
TSC2003	±2	<u>±</u> 4	TSSOP-16	PW	-40°C to +85°C	TSC2003I	TSC2003IPW
TSC2003	<u>+2</u>	±4	TSSOP-16	PW	-40°C to +85°C	TSC2003I	TSC2003IPWT
TSC2003	<u>+2</u>	±4	TSSOP-16	PW	-40°C to +85°C	TSC2003I	TSC2003IPWR
TSC2003	±2	±4	TSSOP-16	PW	-40°C to +85°C	TSC2003I	TSC2003IPWRG4
TSC2003 TSC2003	±2 ±2	±4 ±4	VFBGA-48 VFBGA-48	ZQC ZQC	-40°C to +85°C -40°C to +85°C	BC2003 BC2003	TSC2003IZQCT TSC2003IZQCR


NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or refer to our web site at www.ti.com.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **PIN CONFIGURATION**



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

+V <sub>DD</sub> to GND								
Digital Input Voltage to GND $-0.3V$ to $+V_{DD}$ + 0.3V								
Analog Input Voltage to GND. All Pins Except 7, 8 –0.3V to +V_{DD} + 0.3V								
Analog Input Voltage Pins 7, 8 to GND0.3V to +6.0V								
Operating Temperature Range40°C to +85°C								
Storage Temperature Range65°C to +150°C								
Power Dissipation $(T_J Max - T_A)/\theta_{JA}$								
TSSOP Package								
Junction Temperature (T <sub>J</sub> Max)+150°C								
$\theta_{\rm JA}$ Thermal Impedance+115.2°C/W								
Lead Temperature, Soldering								
Vapor Phase (60s) +215°C								
Infrared (15s) +220°C								
VFBGA Package								
Junction Temperature (T <sub>J</sub> Max)+125°C								
$\theta_{ m JA}$ Thermal Impedance+50°C/W								
Lead Temperature, Soldering								
Vapor Phase (60s)+215°C								
Infrared (15s) +220°C								

NOTE: (1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

#### **PIN DESCRIPTIONS**

BLESTRUMENT C.com/TI

			<b>1</b>
TSSOP	VFBGA		
PIN #	PIN #	NAME	DESCRIPTION
1	C1, D1	+V <sub>DD</sub>	Power Supply
2	E1	X+	X+ Position Input
3	F1	Y+	Y+ Position Input
4	G1	Х-	X- Position Input
5	G2	Y–	Y- Position Input
6	G3, G4	GND	Ground
7	G5	V <sub>BAT1</sub>	Battery Monitor Input
8	G6	V <sub>BAT2</sub>	Battery Monitor Input
9	B7	$V_{REF}$	Voltage Reference Input/Output
10	A7	PENIRQ	Pen Interrupt. Open Drain Output (Requires $30k\Omega$ to $100k\Omega$ pull-up resistor externally).
11	A6	SDA	Serial Data
12	A4	SCL	Serial Clock
13	A3	A1	I <sup>2</sup> C Bus Address Input A1
14	A2	A0	I <sup>2</sup> C Bus Address Input A0
15	A1	IN2	Auxiliary A/D Converter Input
16	B1	IN1	Auxiliary A/D Converter Input

## **ELECTRICAL CHARACTERISTICS**

At  $T_A = -40^{\circ}C$  to +85°C, +V<sub>DD</sub> = +2.7V, V<sub>REF</sub> = 2.5V external voltage, I<sup>2</sup>C bus frequency = 3.4MHz, 12-bit mode and digital inputs = GND or +V<sub>DD</sub>, unless otherwise noted.

			TSC2003I						
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS				
ANALOG INPUT Full-Scale Input Span Absolute Input Range Capacitance Leakage Current		0 -0.2	25 0.1	V <sub>REF</sub> +V <sub>DD</sub> +0.2	V V pF μA				
SYSTEM PERFORMANCE Resolution No Missing Codes Integral Linearity Error Offset Error Gain Error Noise Power-Supply Rejection Ratio	Standard and Fast Mode High-Speed Mode Standard and Fast Mode High-Speed Mode Including Internal V <sub>REF</sub>	11 10	12 70 70	+2 +4 +6 +4	Bits Bits LSB <sup>(1)</sup> LSB LSB LSB μVrms dB				
SAMPLING DYNAMICS Throughput Rate Channel-to-Channel Isolation	V <sub>IN</sub> = 2.5Vp-p at 50kHz		50 100		ksps dB				
SWITCH DRIVERS On-Resistance Y+, X+ Y-, X- Drive Current <sup>(2)</sup>	Duration 100ms		5.5 7.3	50	Ω Ω mA				
REFERENCE OUTPUT Internal Reference Voltage Internal Reference Drift Output Impedance Quiescent Current	Internal Reference ON Internal Reference OFF PD1 = 1, PD0 = 0, SDA, SCL High	2.45	2.50 25 300 1 750	2.55	V ppm/°C Ω GΩ μA				
REFERENCE INPUT Range Resistance	PD1 = PD0 = 0	2.0	1	V <sub>DD</sub>	V GΩ				
BATTERY MONITOR Input Voltage Range Input Impedance Accuracy	Sampling Battery Battery Monitor OFF External V <sub>REF</sub> = 2.5V Internal Reference	0.5 -2 -3	10 1	6.0 +2 +3	V kΩ GΩ % %				
TEMPERATURE MEASUREMENT Temperature Range Resolution Accuracy	Differential Method <sup>(3)</sup> TEMP0 <sup>(4)</sup> Differential Method <sup>(3)</sup> TEMP0 <sup>(4)</sup>	-40	1.6 0.3 ±2 ±3	+85	ာိ သို့ သို့ သို				
DIGITAL INPUT/OUTPUT Logic Family Logic Levels, Except PENIRQ V <sub>IH</sub> V <sub>IL</sub> V <sub>OH</sub> V <sub>OL</sub> PENIRQ V <sub>OL</sub> Data Format Input Capacitance	$  I_{ H}   ≤ +5μA$ $  I_{ L}   ≤ +5μA$ $I_{OH} = -250μA$ $I_{OL} = 250μA$ 30kΩ Pull-Up SDA, SCL Lines	+V <sub>DD</sub> • 0.7 -0.3 +V <sub>DD</sub> • 0.8	CMOS Straight Binary	$+V_{DD} + 0.3$ $+V_{DD} \cdot 0.3$ 0.4 0.4 10	V V V V				




## **ELECTRICAL CHARACTERISTICS (Cont.)**

At  $T_A = -40^{\circ}C$  to +85°C, +V<sub>DD</sub> = +2.7V, V<sub>REF</sub> = 2.5V external voltage, I<sup>2</sup>C bus frequency = 3.4MHz, 12-bit mode and digital inputs = GND or +V<sub>DD</sub>, unless otherwise noted.

			TSC	20031	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
POWER-SUPPLY REQUIREMENTS					
+V <sub>DD</sub>	Specified Performance	2.7		3.6	V
	Operating Range	2.5		5.25	V
Quiescent Current	Internal Reference OFF,				
	PD1 = PD0 = 0				
	High-Speed Mode: SCL = 3.4MHz		254	650	μΑ
	Fast Mode: SCL = 400kHz		95		μA
	Standard Mode: SCL = 100kHz		63		μA
	Internal Reference ON, PD0 = 0		1005		μA
Power-Down Current when Part is	Internal Reference OFF,				
Not Addressed	PD1 = PD0 = 0				
	High-Speed Mode: SCL = 3.4MHz		90		μA
	Fast Mode: SCL = 400kHz		21		μΑ
	Standard Mode: SCL = 100kHz		4		μΑ
	$PD1 = PD0 = 0$ , $SDA = SCL = +V_{DD}$			3	μΑ
Power Dissipation	$+V_{DD} = +2.7V$			1.8	mW
TEMPERATURE RANGE					
Specified Performance		-40		+85	°C

NOTES: (1) LSB means Least Significant Bit. With  $V_{REF}$  equal to +2.5V, one LSB is 610 $\mu$ V. (2) Ensured by design, but not tested. Exceeding 50mA source current may result in device degradation. (3) Difference between TEMP0 and TEMP1 measurement. No calibration necessary. (4) Temperature drift is -2.1mV/°C.

#### TIMING DIAGRAM





## TIMING CHARACTERISTICS

At  $T_A = -40^{\circ}C$  to +85°C, +V<sub>DD</sub> = +2.7V, unless otherwise noted. All values referred to V<sub>IHMIN</sub> and V<sub>ILMAX</sub> levels.


PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
SCL Clock Frequency	f <sub>SCL</sub>	Standard Mode Fast Mode High-Speed Mode, C <sub>b</sub> = 100pF max High-Speed Mode, C <sub>b</sub> = 400pF max	0 0 0 0	100 400 3.4 1.7	kHz kHz MHz MHz
Bus Free Time Between a STOP and Start Condition	t <sub>BUF</sub>	Standard Mode Fast Mode	4.7 1.3		μs μs
Hold Time (Repeated) START Condition	t <sub>hd; sta</sub>	Standard Mode Fast Mode High-Speed Mode	4.0 600 160		μs ns ns
LOW Period of the SCL Clock	t <sub>LOW</sub>	Standard Mode Fast Mode High-Speed Mode, C <sub>b</sub> = 100pF max High-Speed Mode, C <sub>b</sub> = 400pF max	4.7 1.3 160 320		μs μs ns ns
HIGH Period of the SCL Clock	t <sub>HIGH</sub>	Standard Mode Fast Mode High-Speed Mode, C <sub>b</sub> = 100pF max High-Speed Mode, C <sub>b</sub> = 400pF max	4.0 600 60 120		μs ns ns ns
Setup Time for a Repeated START Condition	t <sub>su; sta</sub>	Standard Mode Fast Mode High-Speed Mode	4.7 600 160		μs ns ns
Data Setup Time	t <sub>su; dat</sub>	Standard Mode Fast Mode High-Speed Mode	250 100 10		ns ns ns
Data Hold Time	t <sub>HD;</sub> dat	Standard Mode Fast Mode High-Speed Mode, C <sub>b</sub> = 100pF max High-Speed Mode, C <sub>b</sub> = 400pF max	0 0 0 0	3.45 0.9 70 150	μs μs ns ns
Rise Time of SCL Signal	t <sub>rCL</sub>	Standard Mode Fast Mode High-Speed Mode, C <sub>b</sub> = 100pF max High-Speed Mode, C <sub>b</sub> = 400pF max	20 + 0.1C <sub>b</sub> 10 20	1000 300 40 80	ns ns ns ns
Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge Bit	t <sub>rCL1</sub>	Standard Mode Fast Mode High-Speed Mode, C <sub>b</sub> = 100pF max High-Speed Mode, C <sub>b</sub> = 400pF max	20 + 0.1C <sub>b</sub> 10 20	1000 300 80 160	ns ns ns ns
Fall Time of SCL Signal	t <sub>fCL</sub>	Standard Mode Fast Mode High-Speed Mode, C <sub>b</sub> = 100pF max High-Speed Mode, C <sub>b</sub> = 400pF max	20 + 0.1C <sub>b</sub> 10 20	300 300 40 80	ns ns ns ns
Rise Time of SDA Signal	t <sub>rDA</sub>	Standard Mode Fast Mode High-Speed Mode, C <sub>b</sub> = 100pF max High-Speed Mode, C <sub>b</sub> = 400pF max	20 + 0.1C <sub>b</sub> 10 20	1000 300 80 160	ns ns ns ns
Fall Time of SDA Signal	t <sub>fDA</sub>	Standard Mode Fast Mode High-Speed Mode, C <sub>b</sub> = 100pF max High-Speed Mode, C <sub>b</sub> = 400pF max	20 + 0.1C <sub>b</sub> 10 20	300 300 80 160	ns ns ns ns
Setup Time for STOP Condition	t <sub>SU; STO</sub>	Standard Mode Fast Mode High-Speed Mode	4.0 600 160		μs ns ns
Capacitive Load for SDA or SCL Line	Cb	Standard Mode Fast Mode High-Speed Mode, SCL = 1.7MHz High-Speed Mode, SCL = 3.4MHz		400 400 400 100	pF pF pF pF
Pulse Width of Spike Suppressed	t <sub>SP</sub>	Fast Mode High-Speed Mode	0 0	50 10	ns ns
Noise Margin at the HIGH Level for Each Connected Device (Including Hysteresis)	V <sub>nH</sub>	Standard Mode Fast Mode High-Speed Mode	$0.2V_{DD}$		V
Noise Margin at LOW Level for Each Connected Device (Including Hysteresis)	V <sub>nL</sub>	Standard Mode Fast Mode High-Speed Mode	0.1V <sub>DD</sub>		V



## **POWER-ON SEQUENCE TIMING**

During TSC2003 power-up, the I<sup>2</sup>C bus should be idle. In other words, the SDA and SCL lines must be high before the TSC supply (+VDD) ramps up greater than 0.9V. If the TSC uses the same supply as the the  $I^2C$  bus pull-up resistors  $(V_{12C})$ , then a 1µF capacitor placed very close to the TSC supply pin will cause the TSC supply to ramp up more slowly (refer to the Power-On Sequence timing diagram). If the TSC supply (+VDD) is different than the supply to the I<sup>2</sup>C bus pullup resistors (V<sub>I2C</sub>), then V<sub>I2C</sub> should be turned on before the TSC supply (+VDD) is powered up.










SBAS162G

## **TYPICAL CHARACTERISTICS: +2.7V**

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +2.7V$ ,  $V_{REF} = External +2.5V$ ,  $I^2C$  bus frequency = 3.4MHz, PD1 = PD0 =0, unless otherwise noted.








**TSC2003** 

SBAS162G




40

60

80


100








## TYPICAL CHARACTERISTICS: +2.7V (Cont.)


At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +2.7V$ ,  $V_{REF} = External +2.5V$ ,  $I^2C$  bus frequency = 3.4MHz, PD1 = PD0 =0, unless otherwise noted.














WWW.BITSTRUTENTC.com/TI TSC2003 SBAS162G



## TYPICAL CHARACTERISTICS: +2.7V (Cont.)

At  $T_A = +25^{\circ}C$ ,  $+V_{DD} = +2.7V$ ,  $V_{REF} =$  External +2.5V, I<sup>2</sup>C bus frequency = 3.4MHz, PD1 = PD0 =0, unless otherwise noted.







SBAS162G

## THEORY OF OPERATION

The TSC2003 is a classic Successive Approximation Register (SAR) Analog-to-Digital (A/D) converter. The architecture is based on capacitive redistribution which inherently includes a sample-and-hold function. The converter is fabricated on a  $0.6\mu$  CMOS process.

The basic operation of the TSC2003 is shown in Figure 1. The device features an internal 2.5V reference and an internal clock. Operation is maintained from a single supply of 2.7V to 5.25V. The internal reference can be overdriven with an external, low-impedance source between 2V and  $+V_{DD}$ . The value of the reference voltage directly sets the input range of the converter.

The analog input (X, Y, and Z parallel coordinates, auxiliary inputs, battery voltage, and chip temperature) to the converter is provided via a multiplexer. A unique configuration of low on-resistance switches allows an unselected A/D converter input channel to provide power, and an accompanying pin to provide ground for an external device. By maintaining

a differential input to the converter, and a differential reference architecture, it is possible to negate the switch's onresistance error (should this be a source of error for the particular measurement).

#### ANALOG INPUT

See Figure 2 for a block diagram of the input multiplexer on the TSC2003, the differential input of the A/D converter, and the converter's differential reference.

When the converter enters the Hold mode, the voltage difference between the +IN and -IN inputs (see Figure 2) is captured on the internal capacitor array. The input current on the analog inputs depends on the conversion rate of the device. During the sample period, the source must charge the internal sampling capacitor (typically 25pF). After the capacitor has been fully charged, there is no further input current. The amount of charge transfer from the analog source to the converter is a function of conversion rate.





FIGURE 1. Basic Operation of the TSC2003.





www.BDTSTREAS

FIGURE 2. Simplified Diagram of the Analog Input.

#### INTERNAL REFERENCE

The TSC2003 has an internal 2.5V voltage reference that can be turned ON or OFF with the power-down control bits, PD0 and PD1 (see Table II and Figure 3). The internal reference is powered down when power is first applied to the device.

The internal reference voltage is only used in the single-ended reference mode for battery monitoring, temperature measurement, and for measuring the auxiliary input. Optimal touch screen performance is achieved when using a ratiometric conversion; thus, all touch screen measurements are done automatically in the differential mode.




FIGURE 3. Simplified Diagram of the Internal Reference.



#### **REFERENCE INPUT**

The voltage difference between +REF and -REF (see Figure 2) sets the analog input range. The TSC2003 will operate with a reference in the range of 2V to  $+V_{DD}$ . There are several critical items concerning the reference input and its wide-voltage range. As the reference voltage is reduced, the analog voltage weight of each digital output code is also reduced. This is often referred to as the LSB (Least Significant Bit) size, and is equal to the reference voltage divided by 4096 (256 if in 8-bit mode). Any Offset or Gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced. For example, if the offset of a given converter is 2LSBs with a 2.5V reference, it will typically be 2.5LSBs with a 2V reference. In each case, the actual offset of the device is the same, 1.22mV. With a lower reference voltage, more care must be taken to provide a clean layout including adequate bypassing, a clean (low-noise, lowripple) power supply, a low-noise reference (if an external reference is used), and a low-noise input signal.

The voltage into the V<sub>REF</sub> input is not buffered, and directly drives the Capacitor Digital-to-Analog Converter (CDAC) portion of the TSC2003. Therefore, the input current is very low, typically <  $6\mu$ A.




FIGURE 4. Simplified Diagram of Single-Ended Reference.

#### **REFERENCE MODE**

There is a critical item regarding the reference when making measurements while the switch drivers are ON. For this discussion, it is useful to consider the basic operation of the TSC2003 (see Figure 1). This particular application shows the device being used to digitize a resistive touch screen. A measurement of the current Y position of the pointing device is made by connecting the X+ input to the A/D converter, turning on the Y+ and Y- drivers, and digitizing the voltage on X+, as shown in Figure 4. For this measurement, the resistance in the X+ lead does not affect the conversion; it does, however, affect the settling time, but the resistance is usually small enough that this is not a concern. However, since the resistance between Y+ and Y- is fairly low, the on-resistance of the Y drivers does make a small difference. Under the situation outlined so far, it would not be possible to achieve a 0V input or a full-scale input regardless of where the pointing device is on the touch screen because some voltage is lost across the internal switches. In addition, the internal switch resistance is unlikely to track the resistance of the touch screen, providing an additional source of error.

This situation is remedied, as shown in Figure 5, by using the differential mode: the +REF and –REF inputs are connected directly to Y+ and Y–, respectively. This makes the A/D converter ratiometric. The result of the conversion is always a percentage of the external reference, regardless of how it changes in relation to the on-resistance of the internal switches.




FIGURE 5. Simplified Diagram of Differential Reference (Y Switches Enabled, X+ is Analog Input).





Differential reference mode always uses the supply voltage, through the drivers, as the reference voltage for the A/D converter.  $V_{\text{REF}}$  cannot be used as the reference voltage in differential mode.

It is possible to use a high-precision reference on  $V_{REF}$  in single-ended reference mode for measurements which do not need to be ratiometric (i.e., battery voltage, temperature measurement, etc.). In some cases, it could be possible to power the converter directly from a precision reference. Most references can provide enough power for the TSC2003, but they might not be able to supply enough current for the external load, such as a resistive touch screen.

#### TOUCH SCREEN SETTLING

In some applications, external capacitors may be required across the touch screen for filtering noise picked up by the touch screen (i.e., noise generated by the LCD panel or backlight circuitry). These capacitors will provide a low-pass filter to reduce the noise, but they will also cause a settling time requirement when the panel is touched. The settling time will typically show up as a gain error. The problem is that the input and/or reference has not settled to its final steadystate value prior to the A/D converter sampling the input(s), and providing the digital output. Additionally, the reference voltage may still be changing during the measurement cycle.

To resolve these settling time problems, the TSC2003 can be commanded to turn on the drivers only without performing a conversion (see Table I). Time can then be allowed before the command is issued to perform a conversion. Generally, the time it takes to communicate the conversion command over the I<sup>2</sup>C bus is adequate for the touch screen to settle.

#### **TEMPERATURE MEASUREMENT**

**TSC2003** 

SBAS162G

In some applications, such as battery recharging, a measurement of ambient temperature is required. The temperature measurement technique used in the TSC2003 relies on the characteristics of a semiconductor junction operating at a fixed current level to provide a measurement of the temperature of the TSC2003 chip. The forward diode voltage ( $V_{BE}$ ) has a well-defined characteristic versus temperature. The temperature can be predicted in applications by knowing the 25°C value of the  $V_{BE}$  voltage and then monitoring the delta of that voltage as the temperature changes. The TSC2003 offers two modes of temperature measurement.

The first mode requires calibrations at a known temperature, but only requires a single reading to predict the ambient temperature. A diode is used during this measurement cycle. The voltage across the diode is connected through the MUX for digitizing the diode forward bias voltage by the A/D converter with an address of C3 = 0, C2 = 0, C1 = 0, and C0 = 0 (see Table I and Figure 6 for details). This voltage is typically 600mV at +25°C, with a 20µA current through it. The absolute value of this diode voltage can vary a few millivolts;

the Temperature Coefficient (TC) of this voltage is very consistent at -2.1mV/°C. During the final test of the end product, the diode voltage would be stored at a known room temperature, in memory, for calibration purposes by the user. The result is an equivalent temperature measurement resolution of 0.3°C/LSB.




FIGURE 6. Functional Block Diagram of Temperature Measurement Mode.

The second mode does not require a test temperature calibration, but uses a two-measurement method to eliminate the need for absolute temperature calibration and for achieving 2°C/LSB accuracy. This mode requires a second conversion with an address of C3 = 0, C2 = 1, C1 = 0, and C0 = 0, with an 91 times larger current. The voltage difference between the first and second conversion using 91 times the bias current will be represented by kT/q • 1n (N), where N is the current ratio = 91, k = Boltzmann's constant (1.38054 •  $10^{-23}$  electrons volts/degrees Kelvin), q = the electron charge (1.602189 •  $10^{-19}$  C), and T = the temperature in degrees Kelvin. This mode can provide improved absolute temperature measurement over the first mode, but at the cost of less resolution (1.6°C/LSB). The equation to solve for °K is:

$$^{\circ}\mathsf{K} = \frac{\mathsf{q} \bullet \Delta \mathsf{V}}{\mathsf{k} \bullet \mathsf{1n}(\mathsf{N})} \tag{1}$$

where:

$$\Delta V = V(I_{91}) - V(I_1) (in mV)$$
  

$$\therefore \ ^{\circ}K = 2.573 \Delta V^{\circ}K/mV$$
  

$$^{\circ}C = 2.573 \bullet \Delta V(mV) - 273^{\circ}K$$

NOTE: The bias current for each diode temperature measurement is only turned ON during the acquisition mode, and, therefore, does not add any noticeable increase in power, especially if the temperature measurement only occurs occasionally.



#### BATTERY MEASUREMENT

An added feature of the TSC2003 is the ability to monitor the battery voltage on the other side of the voltage regulator (DC/DC converter), as shown in Figure 7. The battery voltage can vary from 0.5V to 6V, while the voltage regulator maintains the voltage to the TSC2003 at 2.7V, 3.3V, etc. The input voltage ( $V_{BAT1}$  or  $V_{BAT2}$ ) is divided down by 4 so that a 6.0V battery voltage is represented as 1.5V to the A/D converter. The simplifies the multiplexer and control logic. In order to minimize the power consumption, the divider is only ON during the sample period which occurs after control bits C3 = 0, C2 = 0, C1 = 0, and C0 = 1 ( $V_{BAT1}$ ) or C3 = 0, C2 = 1, C1 = 0, and C0 = 1 ( $V_{BAT2}$ ) are received. See Tables I and II for the relationship between the control bits and configuration of the TSC2003.




FIGURE 7. Battery Measurement Functional Block Diagram.

#### PRESSURE MEASUREMENT

Measuring touch pressure can also be done with the TSC2003. To determine pen or finger touch, the pressure of the "touch" needs to be determined. Generally, it is not necessary to have high accuracy for this test, therefore, the 8-bit resolution mode is recommended. However, calculations will be shown with the 12-bit resolution mode. There are several different ways of performing this measurement—the TSC2003 supports two methods.

The first method requires knowing the X-Plate resistance, measurement of the X-Position, and two additional cross-panel measurements ( $Z_2$  and  $Z_1$ ) of the touch screen, as shown in Figure 8. Using Equation 2 will calculate the touch resistance:

$$R_{\text{TOUCH}} = R_{\text{X-Plate}} \bullet \frac{\text{X-Position}}{4096} \left( \frac{\text{Z}_2}{\text{Z}_1} - 1 \right)$$
(2)

The second method requires knowing both the X-Plate and Y-Plate resistance, measurement of X-Position and Y-Position, and  $Z_1$ . Equation 3 calculates the touch resistance using the second method:

$$R_{\text{TOUCH}} = \frac{R_{\text{X-Plate}} \cdot \text{X} - \text{Position}}{4096} \left(\frac{4096}{Z_1} - 1\right)$$
$$-R_{\text{Y-Plate}} \cdot \left(1 - \frac{\text{Y} - \text{Position}}{4096}\right)$$
(3)




FIGURE 8. Pressure Measurement Block Diagrams.

#### **DIGITAL INTERFACE**

The TSC2003 supports the I<sup>2</sup>C serial bus and data transmission protocol in all three defined modes: standard, fast, and high-speed. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a *master*. The devices that are controlled by the master are *slaves*. The bus must be controlled by a master device which generates the



serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The TSC2003 operates as a slave on the I<sup>2</sup>C bus. Connections to the bus are made via the open-drain I/O lines SDA and SDL.

The following bus protocol has been defined, as shown in Figure 9:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus Not Busy: Both data and clock lines remain HIGH.

**Start Data Transfer:** A change in the state of the data line, from HIGH to LOW, while the clock is HIGH defines a START condition.

**Stop Data Transfer:** A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH defines a STOP condition.

**Data Valid:** The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise, and each receiver acknowledges with a ninth-bit.

Within the I<sup>2</sup>C bus specifications, a standard mode (100kHz clock rate), a fast mode (400kHz clock rate), and a high-speed mode (3.4MHz clock rate) are defined. The TSC2003 works in all three modes.

**Acknowledge:** Each receiving device, when accessed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse, which is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.


Figure 9 details how data transfer is accomplished on the I<sup>2</sup>C bus. Depending upon the state of the  $R/\overline{W}$  bit, two types of data transfer are possible:

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
- Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last one. At the end of the last received byte, a 'not acknowledge' is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The TSC2003 may operate in the following two modes:

- Slave Receiver Mode: Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- Slave Transmitter Mode: The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the TSC2003 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.



www.BDTsteencom/TI

FIGURE 9. I<sup>2</sup>C Bus Protocol.

#### **Address Byte**

The address byte, as shown in Figure 10, is the first byte received following the START condition from the master device. The first five bits (MSBs) of the slave address are factory preset to 10010. The next two bits of the address byte are the device select bits: A1 and A0. Input pins (A1-A0) on the TSC2003 determine these two bits of the device address for a particular TSC2003. Therefore, a maximum of four devices with the same preset code can be connected on the same bus at one time.

	MSB							LSB	
	1	0	0	1	0	A1	A0	R/W	
1									-

FIGURE 10. Address Byte.

The A1-A0 Address Inputs can be connected to V<sub>DD</sub> or digital ground. The last bit of the address byte (R/ $\overline{W}$ ) defines the operation to be performed. When set to a "1", a read operation is selected; when set to a "0", a write operation is selected. Following the START condition, the TSC2003 monitors the SDA bus and checks the device type identifier being transmitted. Upon receiving the 10010 code, the appropriate device select bits, and the R/ $\overline{W}$  bit, the slave device outputs an acknowledge signal on the SDA line.

#### **Command Byte**

The TSC2003's operating mode is determined by a command byte, which is shown in Figure 11.

ſ	MSB							LSB
	C3	C2	C1	C0	PD1	PD0	М	Х
Т								

FIGURE 11. Command Byte.

The bits in the device command byte are defined as follows:

- **C3-C0:** Configuration bits. These bits set the input multiplexer address and functions that the TSC2003 will perform, as shown in Table I.
- **PD1-PD0:** Power-down bits. These two bits select the power-down mode that the TSC2003 will be in after the current command completes, as shown in Table II.

The internal reference voltage can be turned ON or OFF independently of the A/D converter. This can allow extra time for the internal reference voltage to settle to its final value prior to making a conversion. Make sure to allow this extra wakeup time if the internal reference was powered down. Also note that the status of the internal reference power down is latched into the part (internally) when a STOP or repeated START occurs at the end of a command byte (see Figures 12 and 14). Therefore, in order to turn the internal reference OFF, an additional write to the TSC2003, with PD1 = 0, is required after the channel has been converted.

It is recommended to set PD0 = 0 in each command byte to get the lowest power consumption possible. If multiple X-, Y-, and Z-position measurements will be done one right after another, such as when averaging, PD0 = 1 will leave the touch screen drivers on at the end of each conversion cycle.

- M: Mode bit. If M is 0, the TSC2003 is in 12-bit mode. If M is 1, 8-bit mode is selected.
- X: Don't care.

PD1	PD0	PD0 PENIRQ DESCRIPTION								
0	0	Enabled	Power-Down Between Conversions							
0	1	Disabled	Internal reference OFF, ADC <sup>(1)</sup> ON							
1	0	Enabled	Internal reference ON, ADC <sup>(1)</sup> OFF							
1	1	Disabled	Internal reference ON, ADC <sup>(1)</sup> ON							
NOTE: (	NOTE: (1) ADC = Analog-to Digital Converter									

TABLE II. Power-Down Bit Functions.

When the TSC2003 powers up, the power-down mode bits need to be written to ensure that the part is placed into the desired mode to achieve lowest power. Therefore, immediately after power-up, a command byte should be sent which sets PD1 = PD0 = 0, so that the device will be in the lowest power mode, powering down between conversions.

#### Start A Conversion/Write Cycle

A Conversion/Write Cycle begins when the master issues the address byte containing the slave address of the TSC2003, with the eighth bit equal to a 0 ( $R/\overline{W} = 0$ ), as shown in Figure 10. Once the eighth bit has been received, and the address matches the A1-A0 address input pin setting, the TSC2003 issues an acknowledge.

**TSC2003** 

SBAS162G

C3	C2	C1	C0	FUNCTION	INPUT to ADC	X-DRIVERS	Y-DRIVERS	REFERENCE MODE	
0	0	0	0	Measure TEMP0	Measure TEMP0 TEMP0 OFF		OFF	Single-Ended	
0	0	0	1	Measure V <sub>BAT1</sub>	V <sub>BAT1</sub>	OFF	OFF	Single-Ended	
0	0	1	0	Measure IN1	IN1	OFF	OFF	Single-Ended	
0	0	1	1	Reserved	-	-	-	Single-Ended	
0	1	0	0	Measure TEMP1	TEMP1	OFF	OFF	Single-Ended	
0	1	0	1	Measure V <sub>BAT2</sub>	V <sub>BAT2</sub>	OFF	OFF	Single-Ended	
0	1	1	0	Measure IN2	IN2	OFF	OFF	Single-Ended	
0	1	1	1	Reserved	-	-	-	Single-Ended	
1	0	0	0	Activate X– Drivers	-	ON	OFF	Differential	
1	0	0	1	Activate Y– Drivers	-	OFF	ON	Differential	
1	0	1	0	Activate Y+, X– Drivers	-	X– ON	Y+ ON	Differential	
1	0	1	1	Reserved	-	-	-	Differential	
1	1	0	0	Measure X Position	Y+	ON	OFF	Differential	
1	1	0	1	Measure Y Position	X+	OFF	ON	Differential	
1	1	1	0	Measure Z <sub>1</sub> Position	ition X+ X-C		Y+ ON	Differential	
1	1	1	1	Measure Z <sub>2</sub> Position	Y–	X– ON	Y+ ON	Differential	

ww.BisterC.com/TI

TABLE I. Possible Input Configurations.

Once the master receives the acknowledge bit from the TSC2003, the master writes the command byte to the slave (see Figure 11). After the command byte is received by the slave, the slave issues another acknowledge bit. The master then ends the Write Cycle by issuing a repeated START or a STOP condition, as shown in Figure 12.

If the master sends additional command bytes after the initial byte, before sending a STOP or repeated START condition, the TSC2003 will not acknowledge those bytes.

The input multiplexer for the A/D converter has its channel selected when bits C3 through C0 are clocked in. If the selected channel is an X-,Y-, or Z-position measurement, the appropriate drivers will turn on once the acquisition period begins.

When  $R/\overline{W} = 0$ , the input sample acquisition period starts on the falling edge of SCL once the C0 bit of the command byte has been latched, and ends when a STOP or repeated START condition has been issued. A/D conversion starts immediately after the acquisition period. The multiplexer inputs to the A/D converter are disabled once the conversion period starts. However, if an X-, Y-, or Z-position is being measured, the respective touch screen drivers remain on during the conversion period. A complete Write Cycle is shown in Figure 12.

#### Read A Conversion/Read Cycle

For best performance, the  $I^2C$  bus should remain in an idle state while an A/D conversion is taking place. This prevents digital clock noise from affecting the bit decisions being made by the TSC2003. The master should wait for at least 10µs before attempting to read data from the TSC2003 to realize this best performance. However, the master does not need to wait for a completed conversion before beginning a read from the slave, if full 12-bit performance is not necessary.

Data access begins with the master issuing a START condition followed by the address byte (see Figure 10) with  $R/\overline{W} = 1$ . Once the eighth bit has been received, and the address matches, the slave issues an acknowledge. The first byte of serial data will follow (D11-D4, MSB first).

After the first byte has been sent by the slave, it releases the SDA line for the master to issue an acknowledge. The slave responds with the second byte of serial data upon receiving the acknowledge from the master (D3-D0, followed by four 0 bits). The second byte is followed by a NOT acknowledge bit (ACK = 1) from the master to indicate that the last data byte has been received. If the master acknowledges the second data byte, then the data will repeat on subsequent reads with ACKs between bytes. This is true in both 12-bit and 8-bit mode. The master will then issue a STOP condition, which ends the Read Cycle, as shown in Figure 13.




FIGURE 12. Complete I<sup>2</sup>C Serial Write Transmission.




FIGURE 13. Complete I<sup>2</sup>C Serial Read Transmission.



#### I<sup>2</sup>C High-Speed Operation

The TSC2003 can operate with high-speed I<sup>2</sup>C masters. To do so, the simple resistor pull-up on SCL must be changed to the active pull-up, as recommended in the I<sup>2</sup>C specification.

The I<sup>2</sup>C bus will be operating in standard or fast mode initially. Following a START condition, the master will send the code 00001xxx, which the slave will not acknowledge. At this point, the bus is now operating in high-speed mode. The bus will remain in high-speed mode until a STOP condition occurs. Therefore, to maximize throughput only repeated STARTs should be used to separate transactions.

Since the TSC2003 may not have completed a conversion before a read to the part can be requested, the TSC2003 is capable of stretching the clock until the converted data is stored in its internal shift register. Once the data is latched, the TSC2003 will release the clock line so that the master can receive the converted data. A complete high-speed Conversion Cycle is shown in Figure 14.

#### **Data Format**

The TSC2003 output data is in Straight Binary format, as shown in Figure 15. This shows the ideal output code for the given input voltage, and does not include the effects of offset, gain, or noise.

#### 8-Bit Conversion

The TSC2003 provides an 8-bit conversion mode (M = 1) that can be used when faster throughput is needed, and the digital result is not as critical (for example, measuring pressure). By switching to the 8-bit mode, a conversion result can be read by transferring only one data byte.

This shortens each conversion by four bits and reduces data transfer time which results in fewer clock cycles and provides lower power consumption.




FIGURE 15. Ideal Input Voltages and Output Codes.

## LAYOUT

The following layout suggestions should provide optimum performance from the TSC2003. However, many portable applications have conflicting requirements concerning power, cost, size, and weight. In general, most portable devices have fairly "clean" power and grounds because most of the internal components are very low power. This situation would mean less bypassing for the converter's power, and less concern regarding grounding. Still, each situation is unique, and the following suggestions should be reviewed carefully.

TSC2003

SBAS162G

S	0	0	0	F/S M 0	ode — 1	Х	Х	Х	N	<b>-</b>	HS-Moo	le Enab	led						
				– A/D C	onverte	r Power	-Down N	Node —						A/D Co	nverter l	Powers	Up and	Begins	Sampling
Sr	1	0	0	1	0	A1	A0	W	А	C3	C2	C1	C0	PD1	PD0	М	Х	А	
L	A/D Con		l Addres tops Sar		nd Begi	0	mmable version l		ternal C	lock							•		
Sr	1	0	0	1	0	A1	A0	R	А	SCL	H is stre	tched L	OW unti	I A/D Co	nverter	is finishe	ed conv	erting da	ata.
A/D Co D11	onverter D10	Goes In D9	to Powe D8	r-Down D7	Mode A D6	fter Fini	shing Co D4	onversio	on (If PD D3	0 = 0) D2	D1	D0	0	0	0	0	Ν	Р	Exit HS-Mode and Enter F/S Mode
								40.08	ts + Ack									l	
S = ST Sr = R P = ST	EPEATE	D STAR	T			ster Con	trols Bu		IS + ACK										

FIGURE 14. High-Speed I<sup>2</sup>C Mode Conversion Cycle.

For optimum performance, care should be taken with the physical layout of the TSC2003 circuitry. The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Therefore, during any single conversion for an n-bit SAR converter, there are n "windows" in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high-power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. The error can change if the external event changes in time with respect to the SCL input.

With this in mind, power to the TSC2003 should be clean and well bypassed. A  $0.1\mu F$  ceramic bypass capacitor should be placed as close to the device as possible. In addition, a  $1\mu F$  to  $10\mu F$  capacitor may also be needed if the impedance of the connection between  $+V_{DD}$  and the power supply is high.

A bypass capacitor is generally not needed on the  $V_{REF}$  pin because the internal reference is buffered by an internal op amp. If an external reference voltage originates from an op amp, make sure that it can drive any bypass capacitor that is used without oscillation.

The TSC2003 architecture offers no inherent rejection of noise or voltage variation in regards to using an external reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high-frequency noise can be filtered out, voltage variation due to line frequency (50Hz or 60Hz) can be difficult to remove.

The GND pin should be connected to a clean ground point. In many cases, this will be the "analog" ground. Avoid connections which are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power-supply entry point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.

In the specific case of use with a resistive touch screen, care should be taken with the connection between the converter and the touch screen. Since resistive touch screens have fairly low resistance, the interconnection should be as short and robust as possible. Longer connections will be a source of error, much like the on-resistance of the internal switches. Likewise, loose connections can be a source of error when the contact resistance changes with flexing or vibrations.

As indicated previously, noise can be a major source of error in touch screen applications (e.g., applications that require a backlit LCD panel). This EMI noise can be coupled through the LCD panel to the touch screen and cause "flickering" of the converted data. Several things can be done to reduce this error, such as utilizing a touch screen with a bottom-side metal layer connected to ground. This will couple the majority of noise to ground. Additionally, filtering capacitors from Y+, Y–, X+, and X– to ground can also help.

#### PENIRQ OUTPUT

The pen-interrupt output function is shown in Figure 16. By connecting a pull-up resistor to  $V_{\text{DD}}$  (typically 100k $\Omega),$  the

www.BDTSTEAS www.th.com/TI

 $\overline{\text{PENIRQ}}$  output is HIGH. While in the power-down mode, with PD0 = 0, the Y- driver is ON and connected to GND, and the  $\overline{\text{PENIRQ}}$  output is connected to the X+ input. When the panel is touched, the X+ input is pulled to ground through the touch screen, and  $\overline{\text{PENIRQ}}$  output goes LOW due to the current path through the panel to GND, initiating an interrupt to the processor. During the measurement cycle for X-, Y-, and Z-Position, the X+ input will be disconnected from the  $\overline{\text{PENIRQ}}$  pull-down transistor to eliminate any leakage current from the pull-up resistor to flow through the touch screen, thus causing no errors.

In addition to the measurement cycles for X-, Y-, and Zposition, commands which activate the X-drivers, Y-drivers, Y+ and X-drivers without performing a measurement also disconnect the X+ input from the  $\overrightarrow{PENIRQ}$  pull-down transistor and disable the pen-interrupt output function regardless of the value of the PD0 bit. Under these conditions, the  $\overrightarrow{PENIRQ}$  output will be forced LOW. Furthermore, if the last command byte written to the TSC2003 contains PD0 = 1, the pen-interrupt output function will be disabled and will not be able to detect when the panel is touched. In order to re-enable the pen-interrupt output function under these circumstances, a command byte needs to be written to the TSC2003 with PD0 = 0.

Once the bus master sends the address byte with  $R/\overline{W} = 0$  (see Figure 10) and the TSC2003 sends an acknowledge, the pen-interrupt function is disabled. If the command which follows the address byte has PD0 = 0, then the pen-interrupt function will be enabled at the end of a conversion. This is approximately 10µs (12-bit mode) or 7µs (8-bit mode) after the TSC2003 receives a STOP/START condition following the reception of a command byte (see Figures 12 and 14 for further details of when the conversion cycle begins).

In both cases listed above, it is recommended that the master processor mask the interrupt which the PENIRQ is associated with whenever the host writes to the TSC2003. This will prevent false triggering of interrupts when the PENIRQ line is disabled in the cases listed above.




FIGURE 16. PENIRQ Functional Block Diagram.



#### **Revision History**

DATE	REVISION	PAGE	SECTION	DESCRIPTION
6/07	G	6	Timing	Added Power-On Sequence Timing section.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TSC2003IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSC2003IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSC2003IPWR	ACTIVE	TSSOP	PW	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSC2003IPWRG4	ACTIVE	TSSOP	PW	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSC2003IZQCR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQC	48	2500	Pb-Free (RoHS)	SNAGCU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION


www.ti.com

Texas Instruments


#### TAPE AND REEL INFORMATION



\*All dimensions are nominal



#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSC2003IPWR	TSSOP	PW	16	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TSC2003IZQCR	BGA MI CROSTA R JUNI OR	ZQC	48	2500	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q1

Texas Instruments

www.ti.com

### PACKAGE MATERIALS INFORMATION

25-Sep-2009



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TSC2003IPWR	TSSOP	PW	16	2500	346.0	346.0	29.0
TSC2003IZQCR	BGA MICROSTAR JUNIOR	ZQC	48	2500	340.5	333.0	20.6


### **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

## PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



ZQC (S-PBGA-N48)

PLASTIC BALL GRID ARRAY



- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration
- D. Falls within JEDEC MO-225
- E. This package is lead-free.

MicroStar Junior is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated