Applications

- 3G / 4G Wireless Infrastructure
- CDMA, TD-CDMA, WCDMA, LTE
- Repeaters
- PTP Radio IF Chains




28-pin 6x6mm leadless SMT package

Product Features

- 1.4-2.7 GHz Frequency Range
- 31.7 dB Maximum Gain at 2 GHz
- 31.5 dB Gain Range in 0.5 dB Steps
- +43 dBm Output IP3
- +24.5 dBm Output P1dB
- 1.5 dB Noise Figure at Max. Gain State
- Fully Internally Matched Module
- Integrated Blocking Capacitors, Bias Inductors
- 3-wire SPI Control Programming

Functional Block Diagram



General Description

The TQM879006A is a digital variable gain amplifier (DVGA) featuring high linearity over the entire gain control range. The amplifier module features the integration of a low noise amplifier gain block, a digital-step attenuator (DSA), along with a high linearity ½W amplifier. The module has the added features of integrating all matching components with bias chokes and blocking capacitors. The internal DSA offers 0.5 dB step, 6-bit, and 31.5 dB range and is controlled with a serial periphery interface (SPITM).

The TQM879006A features variable gain from 0 dB to 31.7 dB at 2 GHz, has +43 dBm Output IP3, and +24.5 dBm P1dB. The amplifier also has a very low 1.5 dB Noise Figure (at maximum gain) allowing it to be an ideal DVGA for both receiver and transmitter applications. The amplifier operates from a single +5V supply and is available in a compact 28-pin 6x6 mm leadless SMT package.

Pin Configuration

Pin #	Symbol
1	LE
2	DATA
3	CLK
4, 22	NC
6	RFIN
8	VCC_AMP1
14	VCC_AMP2
16	RFOUT
28	VCC_SPI
All Other Pins	GND

Ordering Information

Part No.	Description
TQM879006A	1.4-2.7GHz Digital Variable Gain Amp
TQM879006A-PCB	Fully Assembled Evaluation Board
1Q1V10/9000A-PCD	Includes USB control board (EVH)

Standard T/R size = 2500 pieces on a 13" reel.

Specifications

Absolute Maximum Ratings

Parameter	Rating
Storage Temperature	-55 to 150 °C
RF Input Power, CW, 50Ω , $T = 25$ °C	+23 dBm
Vcc (pins 8, 14, 28)	+5.5 V
Digital Input Voltage	$V_{cc} + 0.5V$

Operation of this device outside the parameter ranges given above may cause permanent damage.

Recommended Operating Conditions

Parameter	Min	Тур	Max	Units
Vcc (pins 8, 14, 28)	4.75	5	5.25	V
Case Temperature	-40		85	°C
Junction Temperature, T _J			170	°C

T_J specified for >10⁶ hours MTTF

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions.


Electrical Specifications

Test conditions unless otherwise noted: 25°C, Vcc = +5V, Maximum Gain State.

Parameter	Conditions	Min	Тур	Max	Units
Operational Freq Range		1400		2700	MHz
Test Frequency			2000		MHz
Gain		27.5	31.7		dB
Gain Control Range	0.5 dB Step Size		31.5		dB
Accuracy Error	All States, 3 wire SPI, 6 states	$\pm (0.3+5\% \text{ of }$	Attenuation se	tting) Max	dB
Control Interface	3-wire serial interface		6		Bit
Input Return Loss			21		dB
Output Return Loss			20		dB
Output P1dB			+24.5		dBm
Output IP3	Pout = $+11$ dBm/tone, $\Delta f = 1$ MHz Spacing	+38	+43.0		dBm
Noise Figure			1.5		dB
I/O Impedance			50		Ohm
Supply Voltage			+5		V
Supply Current			174	240	mA
Thermal Resistance, θ_{ic}	Module (junction to case)			36.7	°C/W



Application Circuit (TQM879006A-PCB)



Notes:

- 1. For PCB Board Layout, see page 9 for more information.
- 2. All Components are of 0603 size unless stated otherwise.
- 3. For SPI Timing Diagram, see page 6.
- 4. 0Ω jumpers may be replaced with copper traces in the target application layout.
- 5. Different ground pins are used for SPI (digital) and analog supply voltages.
- 6. The primary RF microstrip characteristic line impedance is 50 Ω .
- 7. The single power supply is used to provide supply voltage to AMP1 and AMP2.

Bill of Material: TQM879006A-PCB

Reference Desg.	Value	Description	Manufacturer	Part Number
U1		1.5-2.7 GHz ¼ W DVGA	TriQuint	TQM879006A
C8	0.1 uF	Cap, Chip, 0603, 16V, X7R, 10%	various	
C12, C13	4.7 uF	Cap, Chip, 0603, 6.3V, X5R, 20%	various	
C1, C2, FB1, FB2	0 Ω	Res, Chip, 0603, 1/16W, 5%	various	
C4	Do Not Place		various	

© 2012 TriQuint Semiconductor, Inc.

Data Sheet: Rev O 04/24/12

Disclaimer: Subject to change without notice

Connecting the Digital World to the Global Network®

-3 of 12 -


Typical Performance, Maximum Gain State


Frequency	GHz	1.5	1.8	2.0	2.14	2.35	2.6
Gain	dB	30.8	31.4	31.7	31.7	31.6	30.8
Input Return Loss	dB	13	25	21	17	18	19
Output Return Loss	dB	10	15	20	19.5	15	11
Output P1dB	dBm	24.1	+24.5	+24.5	+24.5	+24.4	+24.3
Output IP3 @ Pout = 11 dBm/tone, $\Delta f = 1$ MHz	dBm	+40.2	+42	+43.0	+43.0	+41	+40.5
Noise Figure	dB	1.35	1.4	1.5	1.5	1.6	1.8
Supply Voltage	V	+5					
Supply Current	mA	174					


Note:


1. The evaluation board can be used with TriQuint's USB interface board. Refer to TriQuint's website for more information.


Typical Performance Plots











www.BDTIC.com/TriQuint/

Serial Control Interface


SERIN (MSB in First 6-Bit Word) Control Logic Truth Table

6-Bit Control Word to DSA					Attenuation	
LSB					MSB	State
D5	D4	D3	D2	D1	D0	
1	1	1	1	1	1	Reference : IL
1	1	1	1	1	0	0.5 dB
1	1	1	1	0	1	1 dB
1	1	1	0	1	1	2 dB
1	1	0	1	1	1	4 dB
1	0	1	1	1	1	8 dB
0	1	1	1	1	1	16 dB
0	0	0	0	0	0	31.5 dB

Any combination of the possible 64 states will provide an attenuation of approximately the sum of bits selected

Serial Control Interface Timing Diagram

CLK is disabled when LE is high



WS

Serial Control Timing Characteristics

Test conditions: 25°C

Parameter	Condition	Min	Max	Units
Clock Frequency	50% Duty Cycle		10	MHz
LE Setup Time, t _{LESUP}	after last CLK rising edge	10		ns
LE Pulse Width, t _{LEPW}		30		ns
SERIN set-up time, t _{SDSUP}	before CLK rising edge	10		ns
SERIN hold-time, t _{SDHLD}	after CLK rising edge	10		ns
LE Pulse Spacing t _{LE}	LE to LE pulse spacing	630		ns
Propagation Delay t _{PLO}	LE to Parallel output valid		30	ns

Serial Control DC Logic Characteristics

Test conditions: 25°C


Parameter	Condition	Min	Max	Units
Input Low Voltage, V _{IL}		0	0.8	V
Input High Voltage, V _{IH}		2.4	Vcc	V
Input Current, I _{IH} / I _{IL}	On SERIN, LE and CLK	-10	+10	μA

Detailed Device Description

The TQM879006A is a 50 Ω internally matched digital variable gain amplifier (DVGA) featuring high linearity over the entire gain control range. The amplifier module features the integration of a low noise amplifier gain block, a digital-step attenuator (DSA), along with a high linearity $\frac{1}{4}$ W amplifier as shown in the functional diagram below. The module is unconditionally stable. Internal blocking capacitors and bias structures keep external parts count to a minimum. The DVGA has an operational frequency range from 1.4 - 2.7 GHz.

For any further technical questions, please email to **sjcapplications.engineering@tqs.com**.

Functional Schematic Diagram



Where M = Matching Network.

Chain Analysis Table


The chain analysis of DVGA module is shown below in the table. This table provides the typical performance of individual stages in the module as well as overall module performance.

	Overall			
Function	AMP1	DSA	AMP2	Performance
Gain (dB)	19	-1.8	14.5	31.7
NF (dB)	1.3	1.8	4.0	1.5
OIP3 (dBm)	36	55	43	43
P1dB (dBm)	20	28.5	24.5	24.5
Icc (mA)	85	2.0	87	174

Detailed Device Description

AMP1

AMP1 is a wide band low noise amplifier gain block in DVGA module. The amplifier provides 19 dB gain, 1.3 dB noise figure, +36 dBm OIP3 at 2.0 GHz while only drawing 85 mA current. External DC blocks and biasing is not required. AMP1 is DC blocked internally and is connected internally to three bypass capacitors (22 pF, 100 pF, 0.01 uF) followed by 22 nH inductor inside the module as shown in the figure below.




DSA (Digital Step Attenuator)

DVGA has a serial digital step attenuator that is controlled with 6-bit serial periphery interface (SPITM) and has 0.5 dB step size with 31.5 dB attenuation range. This 50-ohm RF DSA maintains high attenuation accuracy over frequency and temperature. "000000" represents maximum attenuation state. External bypass capacitors are needed to compensate the inductance effect associated with long transmission lines on the evaluation board.


AMP2

AMP2 is high linearity ¼-W amplifier in DVGA module. The amplifier provides 14.4 dB gain, +24.5 dBm P1dB, +43 dBm OIP3 at 2.0 GHz while only drawing 87 mA current. The amplifier is optimized over 1.4 – 2.7 GHz bandwidth using internal matching components. AMP2 is DC blocked internally and is connected internally to two bypass capacitors (22 pF, 0.01 uF) followed by an 18 nH inductor inside the module as shown in the figure below. External DC blocks and biasing is not required.



www.BDTIC.com/TriQuint/

Pin Configuration and Description



Pin	Symbol	Description
1	LE	Serial Latch Enable Input. When LE is high, latch is clear and content of SPI control the attenuator. When LE is low, data in SPI is latched.
2	DATA	Serial data input. The data and clock pins allow the data to be entered serially into SPI and is independent of Latch state.
3	CLK	Serial clock input.
4, 22	N/C	No connect or open. This pin is not connected in this module
6	RFIN	Input, matched to 50 ohms between 1800 and 2700 MHz. Internally DC blocked.
8	VCC_AMP1	Supply Voltage to AMP1. This pin is connected internally to 3 bypass capacitors (22pF, 100 pF, 0.01uF) followed by a 22 nH inductor inside the module.
14	VCC_AMP2	Supply Voltage to AMP2. This pin is connected internally to 2 bypass capacitors (22pF, 0.01uF) followed by an 18 nH inductor inside the module.
16	RFOUT	Output, matched to 50 ohms between 1800 and 2700 MHz. Internally DC blocked.
28	VCC_SPI	Supply voltage for SPI and DSA chip. This pin is connected to 0.1uF bypass capacitor internally.
All other Pins	GND	RF/DC Ground Connection

Applications Information

PC Board Layout

Top RF layer is .014" NELCO N4000-13 material, ε_r (typical) = 3.7, 4 total layers (0.062" thick) for mechanical rigidity. Metal layers are 1-oz copper. Microstrip line details: width = .030", spacing = .036".

The pad pattern shown has been developed and tested for optimized assembly at TriQuint Semiconductor. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from supplier to supplier, careful process development is recommended.


For further technical information, Refer to www.TriQuint.com

Mechanical Information


Package Information and Dimensions

This package is RoHS-compliant. The package bottom finish is electrolytic plated Au over Ni. It is compatible with both lead-free (maximum 260 °C reflow temperature) and lead (maximum 245 °C reflow temperature) soldering processes. Also recommend adding active fluxes of 2% during solder reflow.

The component will be laser marked with "TQM879006A" product label with an alphanumeric lot code on the top surface of the package.



PCB Mounting Pattern



Notes:

- 1. All dimensions are in millimeters. Angles are in degrees.
- 2. Use 1 oz. copper minimum for top and bottom layer metal.
- 3. Vias are required under the backside paddle of this device for proper RF/DC grounding and thermal dissipation. We recommend a 0.35mm (#80/.0135") diameter bit for drilling via holes and a final plated thru diameter of 0.25mm (0.10").
- 4. Ensure good package backside paddle solder attach for reliable operation and best electrical performance.

www.BDTIC.com/TriQuint/

Product Compliance Information

ESD Information



Caution! ESD-Sensitive Device

ESD Rating: Class 1A

Value: Passes $\geq 250 \text{V}$ to < 500 VTest: Human Body Model (HBM) Standard: JEDEC Standard JESD22-A114

ESD Rating: Class IV

Value: Passes $\geq 1000 \text{ V}$

Test: Charged Device Model (CDM) Standard: JEDEC Standard JESD22-C101

MSL Rating

The part is rated Moisture Sensitivity Level 3 at 260°C per JEDEC standard IPC/JEDEC J-STD-020.

Solderability

Compatible with both lead-free (maximum 260 °C reflow temperature) and tin/lead (maximum 245 °C reflow temperature) soldering processes.

This part is compliant with EU 2002/95/EC RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment).

This product also has the following attributes:

- Halogen Free (Chlorine, Bromine)
- Antimony Free
- TBBP-A $(C_{15}H_{12}Br_4O_2)$ Free
- PFOS Free
- SVHC Free

Contact Information

For the latest specifications, additional product information, worldwide sales and distribution locations, and information about TriQuint:

 Web:
 www.triquint.com
 Tel:
 +1.503.615.9000

 Email:
 info-sales@tgs.com
 Fax:
 +1.503.615.8902

For technical questions and application information:

Email: sjcapplications.engineering@tqs.com

Important Notice

The information contained herein is believed to be reliable. TriQuint makes no warranties regarding the information contained herein. TriQuint assumes no responsibility or liability whatsoever for any of the information contained herein. TriQuint assumes no responsibility or liability whatsoever for the use of the information contained herein. The information contained herein is provided "AS IS, WHERE IS" and with all faults, and the entire risk associated with such information is entirely with the user. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for TriQuint products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information.

TriQuint products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.