

DS126 (v1.0) December 18, 2003

QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM

Product Specification

Features

- Latch-Up Immune to LET >120 MeV/cm²/mg
- Guaranteed TID of 50 kRad(Si) per spec 1019.5
- Fabricated on Epitaxial Substrate
- 16Mbit storage capacity
- Guaranteed operation over full military temperature range: -55°C to +125°C
- One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx FPGA devices
- Dual configuration modes
 - Serial configuration (up to 33 Mb/s)
 - Parallel (up to 264 Mb/s at 33 MHz)

- Simple interface to Xilinx QPro FPGAs
- Cascadable for storing longer or multiple bitstreams
- Programmable reset polarity (active High or active Low) for compatibility with different FPGA solutions
- Low-power CMOS Floating Gate process
- 3.3V supply voltage
- Available in compact plastic VQ44 and ceramic CC44 packages
- Programming support by leading programmer manufacturers.
- Design support using the Xilinx Alliance and Foundation series software packages.
- Guaranteed 20 year life data retention

Description

Xilinx introduces the high-density QPro[™] XQR17V16 series Radiation Hardened QML configuration PROM which provide an easy-to-use, cost-effective method for storing large Xilinx FPGA configuration bitstreams. The XQR17V16 is a 3.3V device with a storage capacity of 16 Mb and can operate in either a serial or byte wide mode. See Figure 1 for a simplified block diagram of the XQR17V16 device architecture.

When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after the rising clock edge, data appears on the PROM DATA output pin that is connected to the FPGA DIN pin. The FPGA generates the appropriate number of clock pulses to complete the configuration. Once configured, it disables the PROM. When the FPGA is in Slave Serial mode, the PROM and the FPGA must both be clocked by an incoming signal.

When the FPGA is in Master SelectMAP mode, it generates a configuration clock that drives the PROM and the FPGA. After the rising CCLK edge, data are available on the PROMs DATA (D0-D7) pins. The data will be clocked into the FPGA on the following rising edge of the CCLK. When the FPGA is in Slave SelectMAP mode, the PROM and the FPGA must both be clocked by an incoming signal. A free-running oscillator may be used to drive CCLK. See Figure 2.

Multiple devices can be concatenated by using the \overline{CEO} output to drive the \overline{CE} input of the following device. The clock inputs and the DATA outputs of all PROMs in this chain are interconnected. All devices are compatible and can be cascaded with other members of the family.

For device programming, either the Xilinx Alliance or Foundation series development system compiles the FPGA design file into a standard Hex format, which is then transferred to most commercial PROM programmers.

© 2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <u>http://www.xilinx.com/legal.htm</u>. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without potice




Figure 1: Simplified Block Diagram for XQR17V16 (does not show programming circuit)

Pin Description

DATA[0:7]

<u>Data</u> output is in a high-impedance state when either \overline{CE} or \overline{OE} are inactive. During programming, the D0 pin is I/O. Note that \overline{OE} can be programmed to be either active High or active Low.

CLK

Each rising edge on the <u>CLK</u> input increments the internal address counter, if both <u>CE</u> and <u>OE</u> are active.

RESET/OE

When High, this input holds the address counter reset and puts the DATA output in a high-impedance state. The polarity of this input pin is programmable as either RESET/OE or OE/RESET. To avoid confusion, this document describes the pin as RESET/OE, although the opposite polarity is possible on all devices. When RESET is active, the address counter is held at "0", and puts the DATA output in a high-impedance state. The polarity of this input is programmable. The default is active High RESET, but the preferred

option is active Low RESET, because it can connected to the FPGAs INIT pin and a pullup resistor.

The polarity of this pin is controlled in the programmer interface. This input pin is easily inverted using the Xilinx HW-130 Programmer. Third-party programmers have different methods to invert this pin.

CE

When High, this pin disables the internal address counter, puts the DATA output in a high-impedance state, and forces the device into $low-l_{CC}$ standby mode.

CEO

Chip Enable output, to be connected to the \overline{CE} input of the next PROM in the daisy chain. This output is Low when the \overline{CE} and \overline{OE} inputs are both active AND the internal address counter has been incremented beyond its Terminal Count (TC) value. In other words: when the PROM has been read, \overline{CEO} will follow \overline{CE} as long as \overline{OE} is active. When \overline{OE} goes inactive, \overline{CEO} stays High until the PROM is reset. Note that \overline{OE} can be programmed to be either active High or active Low.

BUSY (XQR17V16 only)

If BUSY pin is floating, the user must program the BUSY bit which will cause BUSY pin to be internally tied to a pull-down resistor. When asserted High, output data are held and when BUSY pin goes Low, data output will resume.

V_{PP}

Programming voltage. No overshoot above the specified max voltage is permitted on this pin. For normal read operation, this pin must be connected to V_{CC} . Failure to do so may lead to unpredictable, temperature-dependent operation and severe problems in circuit debugging. Do not leave V_{PP} floating!

V_{CC} and GND

Positive supply and ground pins.

PROM Pinouts for XQR17V16

(Pins not listed are "no connect")

Pin Name	44-pin VQFP	44-pin CLCC
BUSY	24	30
D0	40	2
D1	29	35
D2	42	4
D3	27	33
D4	9	15
D5	25	31
D6	14	20
D7	19	25
CLK	43	5
RES <u>ET/OE</u> (OE/RESET)	13	19
CE	15	21
GND	6, 18, 28, 37, 41	3, 12, 24, 34, 43
CEO	21	27
V _{PP}	35	41
V _{CC}	8, 16, 17, 26, 36, 38	14, 22, 23, 32, 42, 44

Capacity

Device	Configuration Bits
XQR17V16	16,777,216

Xilinx FPGAs and Compatible PROMs

Device	Configuration Bits	XQR17V16(s)
XQR2V1000	4,082,656	1
XQR2V3000	10,494,432	1
XQR2V6000	21,849, 568	2
XQVR300	1,751,808	1
XQVR600	3,607,968	1
XQVR1000	6,127,744	1

Controlling PROMs

Connecting the FPGA device with the PROM.

- The DATA output(s) of the PROM(s) drives the D_{IN} input of the lead FPGA device.
- The Master FPGA CCLK output drives the CLK input(s) of the PROM(s).
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The RESET/OE input of all PROMs is best driven by the INIT output of the lead FPGA device. This connection assures that the PROM address counter is reset before the start of any (re)configuration, even when a reconfiguration is initiated by a V_{CC} glitch.
- The PROM CE input is best connected to the FPGA DONE pin(s) and a pullup resistor. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary supply current of 15 mA maximum.
- SelectMAP mode is similar to Slave Serial mode. The DATA is clocked out of the PROM one byte per CCLK instead of one bit per CCLK cycle. See FPGA data sheets for special configuration requirements.

FPGA Master Serial Mode Summary

The I/O and logic functions of the Configurable Logic Block (CLB) and their associated interconnections are established by a configuration program. The program is loaded either automatically upon power up, or on command, depending on the state of the three FPGA mode pins. In Master Serial mode, the FPGA automatically loads the configuration program from an external memory. The Xilinx PROMs have been designed for compatibility with the Master Serial mode.

Upon power-up or reconfiguration, an FPGA enters the Master Serial mode whenever all three of the FPGA

mode-select pins are Low (M0=0, M1=0, M2=0). Data is read from the PROM sequentially on a single data line. Synchronization is provided by the rising edge of the temporary signal CCLK, which is generated during configuration.


Master Serial Mode provides a simple configuration interface. Only a serial data line, two control lines, and a clock line are required to configure an FPGA. Data from the PROM is read sequentially, accessed via the internal address and bit counters which are incremented on every valid rising edge of CCLK.

If the user-programmable, dual-function DIN pin on the FPGA is used only for configuration, it must still be held at a defined level during normal operation. The Xilinx FPGA families take care of this automatically with an on-chip default pull-up/down resistor or keeper circuit.

Cascading Configuration PROMs

For multiple FPGAs configured as a daisy-chain, or for future FPGAs requiring larger configuration memories, cascaded PROMs provide additional memory. After the last bit from the first PROM is read, the next clock signal to the PROM asserts its CEO output Low and disables its DATA line. The second PROM recognizes the Low level on its CE input and enables its DATA output. See Figure 2.


After configuration is complete, the address counters of all cascaded PROMs are reset if the FPGA PROGRAM pin goes Low, assuming the PROM reset polarity option has been inverted.



(1) For Mode pin connections, refer to the appropriate FPGA data sheet.

(2) Virtex, Virtex-E is 300 ohms, all others are 4.7K.

Master Serial Mode



(1) $\overline{\text{CS}}$ and $\overline{\text{WRITE}}$ must be pulled down to be used as I/O. One option is shown.

(2) Virtex, Virtex-E is 300 ohms, all others are 4.7K.

(3) For Mode pin connections, refer to the appropriate FPGA data sheet.

(4) External oscillator required for Virtex/E SelectMAP or Virtex-II slave SelectMAP modes.

Virtex SelectMAP Mode, XQ17V16 only.

DS073_03_062602

Figure 2: (a) Master Serial Mode (b) Virtex SelectMAP Mode

(dotted lines indicates optional connection)

Standby Mode

The PROM enters a low-power standby mode whenever \overline{CE} is asserted High. The output remains in a high impedance state regardless of the state of the \overline{OE} input.

Programming

The devices can be programmed on programmers supplied by Xilinx or qualified third-party vendors. The user must ensure that the appropriate programming algorithm and the latest version of the programmer software are used. The wrong choice can permanently damage the device.

Table 1: Truth Table for XQ17V00 Control Inputs

Control Ir	nputs			Outputs		
RESET	CE	Internal Address	DATA	CEO	I _{CC}	
Inactive	Low	If address $\leq TC^{(1)}$: increment If address > TC ⁽¹⁾ : don't change	Active High-Z	High Low	Active Reduced	
Active	Low	Held reset	High-Z	High	Active	
Inactive	High	Not changing	High-Z	High	Standby	
Active	High	Held reset	High-Z	High	Standby	

Notes:

1. The XQ17V00 RESET input has programmable polarity

1. TC = Terminal Count = highest address value. TC + 1 = address 0.

Radiation Tolerances

Table 2: Guaranteed Radiation Tolerance Specifications⁽¹⁾

Symbol	Description	Min	Max	Units
TID	Total Ionizing Dose for data retention and data output port read (configuration) operations	-	50	krad(Si)
SEL	Single Event Latch-Up	-	0	cm ²
	(No Latch-Up observed for LET > 120 MeV-mg/cm ²)			
SEU	Static Memory Cell Saturation Bit Cross-Section	-	0	cm ²
	(No Upset observed for LET > 120 MeV-mg/cm ²)			

Notes:

1. For more information on dynamic SEU error rates please see the SEU test reports at http://www.xilinx.com/milaero

Absolute Maximum Ratings

Symbol	Description	Conditions	Units	
V _{CC}	Supply voltage relative to GND		-0.5 to +7.0	V
V _{PP}	Supply voltage relative to GND		-0.5 to +12.5	V
V _{IN}	Input voltage relative to GND		–0.5 to V _{CC} +0.5	V
V _{TS}	Voltage applied to High-Z output		–0.5 to V _{CC} +0.5	V
T _{STG}	Storage temperature (ambient)		-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10s @ 1/16 in.)		+260	°C
TJ	Junction temperature	Ceramic	+150	°C
		Plastic	+125	°C

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

Operating Conditions (3.3V Supply)

Symbol	Description		Min	Max	Units
$V_{CC}^{(1)}$	Supply voltage relative to GND ($T_C = -55^{\circ}C$ to +125°C)	Ceramic	3.0	3.6	V
	Supply voltage relative to GND ($T_J = -55^{\circ}C$ to +125°C)	Plastic	3.0	3.6	V
T _{VCC}	V _{CC} rise time from 0V to nominal voltage		1.0	50	ms

Notes:


1. During normal read operation V_{PP} must be connected to V_{CC.}

At power up, the device requires the V_{CC} power supply to monotonically rise from 0V to nominal voltage within the specified V_{CC} rise time. If the power supply cannot meet this requirement, then the device may not power-on-reset properly.

DC Characteristics Over Operating Condition

Symbol	Description	Min	Max	Units
V _{IH}	High-level input voltage	2	V _{CC}	V
V _{IL}	Low-level input voltage	0	0.8	V
V _{OH}	High-level output voltage (I _{OH} = -3 mA)	2.4	-	V
V _{OL}	Low-level output voltage (I _{OL} = +3 mA)	-	0.4	V
I _{CCA}	Supply current, active mode (at maximum frequency)	-	100	mA
I _{CCS}	Supply current, standby mode	-	1	mA
١ _L	Input or output leakage current	-10	10	μΑ
C _{IN}	Input capacitance (V _{IN} = GND, f = 1.0 MHz)	-	15	pF
C _{OUT}	Output capacitance (V _{IN} = GND, f = 1.0 MHz)	-	15	pF

AC Characteristics Over Operating Condition for XQR17V16



DS073_05_072600

Symbol	Description	Min	Max	Units
T _{OE}	OE to data delay	-	15	ns
T_{CE}	CE to data delay	-	20	ns
T _{CAC}	CLK to data delay ⁽²⁾	-	20	ns
T _{DF}	\overline{CE} or \overline{OE} to data float delay ^(3,4)	-	35	ns
Т _{ОН}	Data hold from \overline{CE} , \overline{OE} , or $CLK^{(4)}$	0	-	ns
T _{CYC}	Clock periods	50	-	ns
T _{LC}	CLK Low time ⁽⁴⁾	25	-	ns
T _{HC}	CLK High time ⁽⁴⁾	25	-	ns
T _{SCE}	CE setup time to CLK (to guarantee proper counting)	25	-	ns
T _{HCE}	CE hold time to CLK (to guarantee proper counting)	0	-	ns
T _{HOE}	OE hold time (guarantees counters are reset)	25	-	ns
T _{SBUSY}	BUSY setup time	5	-	ns
T _{HBUSY}	BUSY hold time	5	-	ns

Notes:

1. AC test load = 50 pF.


2. When BUSY = 0.

3. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.

4. Guaranteed by design, not tested.

5. All AC parameters are measured with V_{IL} = 0.0V and V_{IH} = 3.0V.

AC Characteristics Over Operating Condition When Cascading



DS026_07_020300

Symbol	Description	Min	Max	Units
T _{CDF}	CLK to data float delay ^(2,3)	-	50	ns
Т _{ОСК}	CLK to CEO delay ⁽³⁾	-	30	ns
T _{OCE}	CE to CEO delay ⁽³⁾	-	35	ns
T _{OOE}	RESET/ \overline{OE} to \overline{CEO} delay ⁽³⁾	-	30	ns

Notes:


1. AC test load = 50 pF

2. Float delays are measured with 5 pF AC loads. Transition is measured at ± 200 mV from steady state active levels.

3. Guaranteed by design, not tested.

4. All AC parameters are measured with V_{IL} = 0.0V and V_{IH} = 3.0V.

Ordering Information



Device Ordering Options

Device Type	Package		
XQR17V16	CC44	44-pin Ceramic Chip Carrier Package	
	VQ44	44-pin Plastic Thin Quad Flat Package	

Grade	Flow	Temp
М	M-Grade	Military Ceramic
V	QPRO-PLUS	$T_{C} = -55^{\circ}C \text{ to } +125^{\circ}C$
N	Class N	Military Plastic
R	QPRO+PLUS PEM	$T_J = -55^{\circ}C$ to $+125^{\circ}C$

Valid Ordering Combinations

M Grade	V Grade	N Grade	R Grade
XQR17V16CC44M	XQR17V16CC44V	XQR17V16VQ44N	XQR17V16VQ44R

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
12/15/03	1.0	Initial Xilinx release.