## FEATURES

4 or 8 Analog Input Channels<br>Built-In Track-and-Hold Function<br>10 kHz Signal Handling on Each Channel<br>Fast Microprocessor Interface<br>Single 5 V Supply<br>Low Power: 50 mW<br>Fast Conversion Rate: $2.5 \boldsymbol{\mu s} /$ Channel<br>Tight Error Specification: 1/2 LSB

Tight Error Specification: $1 / 2$ LSB

DEVICES

## GENERAL DESCRIPTION

The AD7824 and AD7828 are high speed, multichannel, 8-bit ADCs with a choice of four (AD7824) or eight (AD7828) multiplexed analog inputs. A half-tiash conversion technique gives a fast conversion rate of $2.5 \mu$ ser channel, and the parts have a built-in track-and-hold function capable of digitizing full-scale signals of $10 \mathrm{kHz}(157 \mathrm{mV} / \mu \mathrm{s}$ slew rate) on all channels. The AD7824 and AD7828 operate from a single 5 V supply and have an analog input range of 0 V to 5 V , using an external 5 V reference.

Microprocessor interfacing of the parts is simple, using standard Chip Select $(\overline{\mathrm{CS}})$ and Read $(\overline{\mathrm{RD}})$ signals to initiate the conversion and read the data from the three-state data outputs. The half-flash conversion technique means that there is no need to generate a clock signal for the ADC. The AD7824 and AD7828 can be interfaced easily to most popular microprocessors.
The AD7824 and AD7828 are fabricated in an advanced, all ion-implanted, linear compatible CMOS process (LC ${ }^{2}$ MOS) and have low power dissipation of 40 mW (typ). The AD7824 is available in a 0.3 " wide, 24-lead "skinny" DIP, while the AD7828 is available in a 0.6 " wide, 28 -lead DIP and in 28 -terminal surfacemount packages.

## REV. F

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

## FUNCTIONAL BLOCK DIAGRAM


*AD7824 - 4-CHANNEL MUX
**AD7828 - 8-CHANNEL MUX
A2 - AD7828 ONLY

## PRODUCT HIGHLIGHTS

1. 4- or 8-channel input multiplexer gives cost effective, space-saving multichannel ADC system.
2. Fast conversion rate of $2.5 \mu \mathrm{~s} /$ channel features a per-channel sampling frequency of 100 kHz for the AD7824 or 50 kHz for the AD7828.
3. Built-in track-and-hold function allows handling of four or eight channels up to 10 kHz bandwidth ( $157 \mathrm{mV} / \mu \mathrm{s}$ slew rate).
4. Tight total unadjusted error spec and channel-to-channel matching eliminate the need for user trims.
5. Single 5 V supply simplifies system power requirements.
6. Fast, easy-to-use digital interface allows connection to most popular microprocessors with minimal external components. No clock signal is required for the ADC.

## AD7824/AD7828-SPEGFFGATIONS $\left(V_{D D}=5 V, V_{R E F}(+)=5 V, V_{R E F}(-)=G N D=0 V\right.$, unless otherwise noted. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Specifications apply to Mode 0 .)

| Parameter | K Version ${ }^{1}$ | L Version | B, T Versions | C, U Versions | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY <br> Resolution Total Unadjusted Error ${ }^{2}$ Minimum Resolution for which No Missing Codes Are Guaranteed Channel-to-Channel Mismatch | $\begin{aligned} & 8 \\ & \pm 1 \\ & 8 \\ & 8 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 / 2 \\ & 8 \\ & 8 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \\ & 8 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 / 2 \\ & 8 \\ & \pm 1 / 4 \end{aligned}$ | Bits <br> LSB max <br> Bits <br> LSB max |  |
| REFERENCE INPUT <br> Input Resistance $\mathrm{V}_{\text {REF }}(+)$ Input Voltage Range $\mathrm{V}_{\text {REF }}(-)$ Input Voltage Range | 1.0/4.0 <br> $\mathrm{V}_{\text {REF }}(-) /$ <br> $\mathrm{V}_{\mathrm{DD}}$ <br> GND/ <br> $\mathrm{V}_{\text {REF }}(+)$ | 1.0/4.0 <br> $\mathrm{V}_{\text {REF }}(-) /$ <br> $\mathrm{V}_{\mathrm{DD}}$ <br> GND/ <br> $\mathrm{V}_{\text {REF }}(+)$ | 1.0/4.0 <br> $\mathrm{V}_{\text {REF }}(-) /$ <br> $V_{D D}$ <br> GND/ <br> $\mathrm{V}_{\text {REF }}(+)$ | 1.0/4.0 <br> $\mathrm{V}_{\text {REF }}(-) /$ <br> $V_{D D}$ <br> GND/ <br> $\mathrm{V}_{\text {REF }}(+)$ | $k \Omega \min / k \Omega$ max $\mathrm{V} \min / \mathrm{V}$ max $\mathrm{V} \min / \mathrm{V} \max$ |  |
| ANALOG INPUT Input Voltage Range Input Leakage Current Input Capacitance ${ }^{3}$ | $\begin{array}{\|l} \mathrm{V}_{\mathrm{REF}}(-) / \\ \mathrm{V}_{\mathrm{REF}}(+) \\ \pm 3 \\ 45 \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}}(-) / \\ & \mathrm{V}_{\mathrm{REF}}(+) \\ & \pm 3 \\ & 45 \end{aligned}$ | $\begin{aligned} & V_{\text {REF }}(-) / \\ & V_{\text {REF }}(+) \\ & \pm 3 \\ & 45 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {REF }}(-) / \\ & \mathrm{V}_{\text {REF }}(+) \\ & \pm 3 \\ & 45 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \min / \mathrm{V} \max \\ & \mu \mathrm{~A} \max \\ & \mathrm{pF} \text { typ } \end{aligned}$ | Analog Input Any Channel 0 V to 5 V |
| ```LOGIC INPUTS \(\overline{\mathrm{RD}}, \overline{\mathrm{CS}}, \mathrm{A} 0, \mathrm{~A} 1\), and A 2 \(\mathrm{V}_{\text {INH }}\) \(\mathrm{V}_{\text {INL }}\) \(\mathrm{I}_{\text {INH }}\) \(\mathrm{I}_{\mathrm{INL}}\) Input Capacitance \({ }^{3}\)``` | $\begin{array}{\|l} 2.4 \\ 0.8 \\ 1 \\ -1 \\ 8 \end{array}$ | $\begin{array}{\|l} 2.4 \\ 0.8 \\ 1 \\ -1 \\ 8 \end{array}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & 1 \\ & -1 \\ & 8 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & 1 \\ & -1 \\ & 8 \end{aligned}$ | V min <br> V max <br> $\mu \mathrm{A}$ max <br> $\mu \mathrm{A}$ max <br> pF max | Typically 5 pF |
| LOGIC OUTPUTS <br> DB0-DB7 and INT <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{\text {OL }}$ <br> $\mathrm{I}_{\text {out }}$ (DB0-DB7) <br> Output Capacitance ${ }^{3}$ <br> RDY <br> $\mathrm{V}_{\mathrm{OL}}{ }^{4}$ <br> $\mathrm{I}_{\text {OUT }}$ <br> Output Capacitance | $\begin{array}{lll} 4.0 & \\ 0.4 & \\ \pm 3 & \\ 18 & \\ & \\ 0.4 & \\ \pm 3 & \\ 8 & \end{array}$ | $\begin{aligned} & 4.0 \\ & 0.4 \\ & \pm 3 \\ & 8 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 0.4 \\ & \pm 3 \\ & 8 \\ & 0.4 \\ & \pm 3 \\ & 8 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 0.4 \\ & \pm 3 \\ & 8 \end{aligned}$ | V min <br> $y \max$ <br> $\mu \mathrm{A}$ max <br> pF may <br> V max <br> $\mu \mathrm{A}$ max <br> pF max | $I_{\text {SOUREE }}=360 \mu \mathrm{~A}$ <br> $\mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ <br> Floating State Leakage <br> Typically 5 pF <br> $\mathrm{I}_{\text {SINK }}=2.6 \mathrm{~mA}$ <br> Floating State Leakage <br> Typically 5 pF |
| SLEW RATE, TRACKING ${ }^{3}$ | $\begin{array}{\|l\|} \hline 0.7 \\ 0.157 \end{array}$ | $\begin{array}{\|l\|} \hline 0.7 \\ 0.157 \end{array}$ | $\begin{aligned} & 0.7 \\ & 0.157 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 0.157 \end{aligned}$ | V/us typ V/us max |  |
| POWER SUPPLY <br> $V_{D D}$ <br> $\mathrm{I}_{\mathrm{DD}}{ }^{5}$ <br> Power Dissipation <br> Power Supply Sensitivity | $\begin{array}{\|l} 5 \\ 16 \\ 50 \\ 80 \\ \pm 1 / 4 \end{array}$ | $\begin{aligned} & 5 \\ & 16 \\ & 50 \\ & 80 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{aligned} & 5 \\ & \\ & 20 \\ & 50 \\ & 100 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{aligned} & 5 \\ & 20 \\ & 50 \\ & 100 \\ & \pm 1 / 4 \end{aligned}$ | V <br> mA max <br> mW typ <br> mW max <br> LSB max | $\pm 5 \%$ for Specified Performance $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=2.4 \mathrm{~V}$ <br> $\pm 1 / 16$ LSB typ $V_{D D}=5 \mathrm{~V} \pm 5 \%$ |

## NOTES

${ }^{1}$ Temperature ranges are as follows: $\mathrm{K}, \mathrm{L}$ Versions: $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
B, C Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
T, U Versions: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
${ }^{2}$ Total Unadjusted Error includes offset, full-scale and linearity errors.
${ }^{3}$ Sample tested at $25^{\circ} \mathrm{C}$ by Product Assurance to ensure compliance.
${ }^{4} \mathrm{RDY}$ is an open-drain output.
${ }^{5}$ See Typical Performance Characteristics.
Specifications subject to change without notice.

## TIMING CHARACTERISTICS ${ }^{1}\left(v_{00}=5 v ; V_{\text {ref }}(t)=5 v_{i} V_{\text {Ref }}(-)=\right.$ GND $=0 v$, unless otherwise noted. $)$

| Parameter | Limit at $25^{\circ} \mathrm{C}$ <br> (All Grades) | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ (K, L, B, C Grades) | Limit at $\mathbf{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ (T, U Grades) | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CSS }}$ | 0 | 0 | 0 | ns min | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Setup Time |
| $\mathrm{t}_{\mathrm{CSH}}$ | 0 | 0 | 0 | ns min | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Hold Time |
| $\mathrm{t}_{\text {AS }}$ | 0 | 0 | 0 | ns min | Multiplexer Address Setup Time |
| $\mathrm{t}_{\text {AH }}$ | 30 | 35 | 40 | ns min | Multiplexer Address Hold Time |
| $\mathrm{t}_{\mathrm{RDY}}{ }^{2}$ | 40 | 60 | 60 | ns max | $\overline{\mathrm{CS}}$ to RDY Delay. Pull-Up Resistor $5 \mathrm{k} \Omega$. |
| ${ }^{\text {t }}$ CRD | 2.0 | 2.4 | 2.8 | $\mu \mathrm{s} \max$ | Conversion Time, Mode 0 |
| $\mathrm{t}_{\mathrm{ACCl}}{ }^{3}$ | 85 | 110 | 120 | ns max | Data Access Time after $\overline{\mathrm{RD}}$ |
| $\mathrm{t}_{\mathrm{ACC}}{ }^{3}$ | 50 | 60 | 70 | ns max | Data Access Time after $\overline{\text { INT, Mode } 0}$ |
| $\mathrm{t}_{\mathrm{INTH}}{ }^{2}$ | 40 | 65 | 70 | ns typ | $\overline{\mathrm{RD}}$ to $\overline{\mathrm{INT}}$ Delay |
|  | 75 | 100 | 100 | ns max |  |
| $\mathrm{t}_{\mathrm{DH}}{ }^{4}$ | 60 | 70 | 70 | ns max | Data Hold Time |
| $\mathrm{t}_{\mathrm{P}}$ | 500 | 500 | 600 | ns min | Delay Time between Conversions |
| $\mathrm{t}_{\mathrm{RD}}$ | 60 | 80 | 80 | ns min | Read Pulsewidth, Mode 1 |
|  | 600 | 500 | 400 | ns max |  |

NOTES
${ }^{1}$ Sample tested at $25^{\circ} \mathrm{C}$ to ensure compliance. All input control signals are specified with $\mathrm{t}_{\text {RISE }}=\mathrm{t}_{\text {FALL }}=20 \mathrm{~ns}(10 \%$ to $90 \%$ of 5 V$)$ and timed from a voltage level of 1.6 V .
${ }^{2} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.
${ }^{3}$ Measured with load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V .
${ }^{4}$ Defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.
Specifications subject to change without notice.


Figure 1. Load Circuits for Data Access Time Test



## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although AD7824/AD7828 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## PIN CONFIGURATIONS DIP/SOIC/SSOP



PLCC



TPC 1. Conversion Time vs. Temperature


TPC 2. Accuracy vs. $V_{\text {REF }}\left[V_{\text {REF }}=V_{\text {REF }}(+)-V_{\text {REF }}(-)\right]$


TPC 3. Signal Noise Ratio vs. Input Frequency


TPC 4. Power Supply Current vs. Temperature (Not Including Reference Ladder)


TPC 5. Accuracy vs. $t_{P}$


TPC 6. Output Current vs. Temperature

## AD7824/AD7828

## OPERATIONAL DIAGRAM

The AD7824 is a 4 -channel 8-bit ADC and the AD7828 is an 8 -channel 8 -bit ADC. Operational diagrams for both of these devices are shown in Figures 3 and 4. The addition of just a 5 V reference allows the devices to perform the analog-to-digital function.


Figure 3. AD7824 Operational Diagram


Figure 4. AD7828 Operational Diagram

## CIRCUIT INFORMATION

## BASIC DESCRIPTION

The AD7824/AD7828 uses a half-flash conversion technique whereby two 4 -bit flash ADCs are used to achieve an 8 -bit result. Each 4-bit flash ADC contains 15 comparators that compare the unknown input to a reference ladder to get a 4-bit result. For a full 8 -bit reading to be realized, the upper 4-bit flash, the most significant (MS) flash, performs a conversion to provide the four most significant data bits. An internal DAC, driven by the four MSBs, then recreates an analog approximation of the input voltage. This analog result is subtracted from the input, and the difference is converted by the lower flash ADC, the least significant (LS) flash, to provide the four least significant bits of the output data. The most significant flash ADC also has one additional comparator to detect overrange on the analog input.

## APPLYING THE AD7824/AD7828 <br> REFERENCE AND INPUT

The two reference inputs on the AD7824/AD7828 are fully differential and define the zero to full-scale input range of the ADC. As a result, the span of the analog input voltage for all channels can easily be varied. By reducing the reference span, $\mathrm{V}_{\text {REF }}(+)$ to $\mathrm{V}_{\text {REF }}(-)$, to less than 5 V , the sensitivity of the converter can be increased (e.g., if $\mathrm{V}_{\mathrm{REF}}=2 \mathrm{~V}$ then $1 \mathrm{LSB}=7.8 \mathrm{mV}$ ). The input/ reference arrangement also facilitates ratiometric operation.
This reference flexibility also allows the input channel voltage span to be offset from zero. The voltage at $\mathrm{V}_{\mathrm{REF}}(-)$ sets the input level for all channels, which produces a digital output of all zeroes. Therefore, although the analog inputs are not themselves differential, they have nearly differential input capability in most measurement applications because of the reference design. Figures 5 to 7 show some of the configurations that are possible.

*ADDITIONAL PINS OMITTED FOR CLARITY. ONLY CHANNEL 1 SHOWN.

Figure 6. External Reference Using the AD580, Full-Scale Input is 2.5 V


> *ADDITIONAL PINS OMITTED FOR CLARITY.

ONLY CHANNEL 1 SHOWN.
DATA $=\frac{\mathrm{V}_{\mathrm{IN}}(+)}{\mathrm{V} 1-\mathrm{V} 2} \times 256$ (FOR ALL CHANNELS)
Figure 7. Input Not Referenced to GND

## INPUT CURRENT

Due to the novel conversion techniques employed by the AD7824/ AD7828, the analog input behaves somewhat differently than in conventional devices. The ADC's sampled-data comparators take varying amounts of input current depending on which cycle the conversion is in.
The equivalent input circuit of the AD7824/AD7828 is shown in Figure 8. When a conversion starts ( $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ going low), all input switches close, and the selected input channel is connected to the most significant and least significant comparators. Therefore, the analog input is simultaneously connected to 31 input capacitors of 1 pF each.


The input capacitors must charge to the input voltage through the on resistance of the analog switches (about $3 \mathrm{k} \Omega$ to $6 \mathrm{k} \Omega$ ). In addition, about 14 pF of input stray capacitance must be charged. The analog input for any channel can be modelled as an RC network, as shown in Figure 9. As $\mathrm{R}_{\mathrm{S}}$ increases, it takes longer for the input capacitance to charge.


Figure 9. RC Network Model
The time for which the input comparators track the analog input is approximately $1 \mu \mathrm{~s}$ at the start of conversion. Because of input transients on the analog inputs, it is recommended that a source impedance no greater than $100 \Omega$ be connected to the analog inputs. The output impedance of an op amp is equal to the open loop output impedance divided by the loop gain at the frequency of
interest. It is important that the amplifier driving the AD7824/ AD7828 analog inputs have sufficient loop gain at the input signal frequency as to make the output impedance low.
Suitable op amps for driving the AD7824/AD7828 are the AD544 or AD644.

## INHERENT SAMPLE-HOLD

A major benefit of the AD7824's and AD7828's analog input structure is its ability to measure a variety of high speed signals without the help of an external sample-and-hold. In a conventional SAR type converter, regardless of its speed, the input must remain stable to at least $1 / 2$ LSB throughout the conversion process if rated accuracy is to be maintained. Consequently, for many high speed signals, this signal must be externally sampled and held stationary during the conversion. The AD7824/AD7828 input comparators, by nature of their input switching, inherently accomplish this sample-and-hold function. Although the conversion time for AD7824/AD7828 is $2 \mu \mathrm{~s}$, the time for which any selected analog input must be $1 / 2$ LSB stable is much smaller. The AD7824/AD7828 tracks the selected input channel for approximately $1 \mu \mathrm{~s}$ after conversion start. The value of the analog input at that instant ( $1 \mu$ s from conversion start) is the measured value. This value is then used in the least significant flash to generate the lower four bits of data.

## SINUSOIDAL INPUTS

The AD7824/AD7828 can measure input signals with slew rates as high as $157 \mathrm{mV} / \mu \mathrm{s}$ to the rated specifications. This means that the analog input frequency can be up to 10 kHz without the aid of an external sample-and-hold. Furthermore, the AD7828 can measure eight 10 kHz signals without a sample-and-hold. The Nyquist criterion requires that the sampling rate be twice the input frequency (i.e., $2 \times 10 \mathrm{kHz}$ ). This requires an ideal antialiasing filter with an infinite roll-off. To ease the problem of antialiasing filter design, the sampling rate is usually much greater than the Nyquist criterion. The maximum sampling rate ( $\mathrm{F}_{\mathrm{MAX}}$ ) for the AD7824/AD7828 can be calculated as follows:

$$
\begin{aligned}
& F_{M A X}=\frac{1}{t_{C R D}+t_{P}} \\
& F_{M A X}=\frac{1}{2 E-6+0.5 E-6}=400 \mathrm{kHz}
\end{aligned}
$$

$t_{C R D}=\mathrm{AD} 7824 / \mathrm{AD} 7828$ Conversion Time $t_{P}=$ Minimum Delay Between Conversion
This permits a maximum sampling rate of 50 kHz for each of the eight channels when using the AD7828 and 100 kHz for each of the four channels when using the AD7824.

## AD7824/AD7828

## UNIPOLAR OPERATION

The analog input range for any channel of the AD7824/AD7828 is 0 V to 5 V as shown in the unipolar operational diagram of Figure 10. Figure 11 shows the designed code transitions that occur midway between successive integer $\operatorname{LSB}$ values (i.e., $1 / 2 \mathrm{LSB}$, $3 / 2 \mathrm{LSB}, 5 / 2 \mathrm{LSB}, \mathrm{FS} 3 / 2 \mathrm{LSBs}$ ). The output code is natural binary with $1 \mathrm{LSB}=\mathrm{FS} / 256=(5 / 256) \mathrm{V}=19.5 \mathrm{mV}$.

*ADDITIONAL PINS OMITTED FOR CLARITY. ONLY CHANNEL 1 SHOWN.

Figure 10. AD7824/AD7828 Unipolar 0 V to 5 V Operation


Figure 11. Ideal Input/Output Transfer Characteristic for Unipolar 0 V to 5 V Operation

## BIPOLAR OPERATION

The circuit of Figure 12 is designed for bipolar operation. An AD544 op amp conditions the signal input ( $\mathrm{V}_{\text {IN }}$ ) so that only positive voltages appear at AIN1. The closed loop transfer function of the op amp for the resistor values shown is given below:

$$
\text { AIN1 }=\left(2.5-0.625 V_{I N}\right) \text { Volts }
$$

The analog input range is $\pm 4 \mathrm{~V}$ and the LSB size is 31.25 mV . The output code is complementary offset binary. The ideal input/output characteristic is shown in Figure 13.

*ADDITIONAL PINS OMITTED FOR CLARITY. ONLY CHANNEL 1 SHOWN.

Figure 12. AD7824/AD7828 Bipolar $\pm 4$ V Operation


## TIMING AND CONTROL

The AD7824/AD7828 has two digital inputs for timing and control. These are Chip Select $(\overline{\mathrm{CS}})$ and Read $(\overline{\mathrm{RD}})$. A READ operation brings $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low, which starts a conversion on the channel selected by the multiplexer address inputs (see Table I). There are two modes of operation as outlined by the timing diagrams of Figures 14 and 15 . Mode 0 is designed for microprocessors that can be driven into a WAIT state. A READ operation (i.e., $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are taken low) starts a conversion and data is read when conversion is complete. Mode 1 does not require microprocessor WAIT states. A READ operation initiates a conversion and reads the previous conversion results.

Table I. Truth Table for Input Channel Selection

| AD7824 |  | AD7828 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| A1 | A0 | A2 | A1 | A0 | Channel |
| 0 | 0 | 0 | 0 | 0 | AIN1 |
| 0 | 1 | 0 | 0 | 1 | AIN2 |
| 1 | 0 | 0 | 1 | 0 | AIN3 |
| 1 | 1 | 0 | 1 | 1 | AIN4 |
|  |  | 1 | 0 | 0 | AIN5 |
|  |  | 1 | 0 | 1 | AIN6 |
|  |  | 1 | 1 | 0 | AIN7 |
|  |  | 1 | 1 | 1 | AIN8 |

## MODE 0

Figure 14 shows the timing diagram for Mode 0 operation. This mode can only be used for microprocessors that have a WAIT state facility, whereby a READ instruction cycle can be extended to accommodate slow memory devices. A READ operation brings $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low, which starts a conversion. The analog multiplexer address inputs must remain valid while $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are low. The data bus (DB7-DB0) remains in the three-state condition until conversion is complete. There are two converter status outputs on the AD7824/AD7828, interrupt ( $\overline{\mathrm{INT}}$ ) and ready (RDY), which can be used to drive the microprocessor READY/WAIT input. The RDY is an open-drain output (no internal pull-up device) that goes low on the falling edge of $\overline{\mathrm{CS}}$ and goes high impedance at the end of conversion when the 8-bit conversion result appears on the data outputs. If the RDY status is not required, the external pull-up resistor can be omitted and the RDY output tied to GND. The INT goes low when conversion is complete and returns high on the rising edge of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{RD}}$.

## MODE 1

Mode 1 operation is designed for applications where the microprocessor is not forced into a WAIT state. A READ operation takes $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low, which triggers a conversion (see Figure 15). The multiplexer address inputs are latched on the rising edge of $\overline{\mathrm{RD}}$. Data from the previous conversion is read from the three-state data outputs (DB7-DB0). This data may be disregarded if not required. Note that the RDY output (open drain output) does not provide any status information in this mode and must be connected to GND. At the end of conversion, $\overline{\mathrm{INT}}$ goes low. A second READ operation is required to access the new conversion result. This READ operation latches a new address into the multiplexer inputs and starts another conversion. $\overline{\mathrm{INT}}$ returns high at the end of the second READ operation, when $\overline{\mathrm{CS}}$ or $\overline{\mathrm{RD}}$ returns high. A delay of $2.5 \mu$ s must be allowed between READ operations.


Figure 14. Mode 0 Timing Diagram


Figure 15. Mode 1 Timing Diagram

## MICROPROCESSOR INTERFACING

The AD7824/AD7828 is designed to interface to microprocessors as Read Only Memory (ROM). Analog channel selection, conversion start, and data read operations are controlled by $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}$, and the channel address inputs. These signals are common to all memory peripheral devices.

## Z80 MICROPROCESSOR

Figure 16 shows a typical AD7824/AD7828-Z80 interface. The AD7824/AD7828 is operating in Mode 0 . Assume the ADC is assigned a memory block starting at address C000. The following LOAD instruction to any of the addresses listed in Table II will start a conversion of the selected channel and read the conversion result.
LD B, (C000)

At the beginning of the instruction cycle when the ADC address is selected, RDY asserts the WAIT input so that the Z80 is forced into a WAIT state. At the end of conversion, RDY returns high and the conversion result is placed in the B register of the microprocessor.


Figure 16. AD7824/AD7828-Z80 Interface
Table II. Address Channel Selection

| Address | AD7824 <br> Channel | AD7828 <br> Channel |
| :--- | :--- | :--- |
| C000 | 1 | 1 |
| C001 | 2 | 2 |
| C002 | 3 | 3 |
| C003 | 4 | 4 |
| C004 |  | 5 |
| C005 |  | 6 |
| C006 |  | 7 |
| C007 |  | 8 |

## MC68000 MICROPROCESSOR

Figure 17 shows an MC68000 interface. The AD7824/AD7828 is operating in Mode 0 . Assume the ADC is again assigned a memory block starting at address C000. A MOVE instruction
to any of the addresses in Table II starts a conversion and reads the conversion result.

$$
\text { MOVE } \times \text { B } \$ \mathrm{C} 000, \mathrm{D} 0
$$

Once conversion has begun, the MC68000 inserts WAIT states until INT goes low, asserting DTACK at the end of conversion. The microprocessor then places the conversion results into the D0 register.


## TMS32010 MICROCOMPUTER

A TMS32010 interface is shown in Figure 18. The AD7824/ AD7828 is operating in Mode 1 (i.e., no $\mu \mathrm{P}$ WAIT states). The ADC is mapped at a port address. The following I/O instruction starts a conversion and reads the previous conversion result into the accumulator.
IN, A PA (PA = PORT ADDRESS)

The port address ( 000 to 111 ) selects the analog channel to be converted. When conversion is complete, a second I/O instruction (IN, A PA) reads the up-to-date data into the accumulator and starts another conversion. A delay of $2.5 \mu \mathrm{~s}$ must be allowed between conversions.


Figure 18. AD7824/AD7828-TMS32010 Interface


Figure 19. Speech Analysis Using Real-Time Filtering


Figure 20. 4-Channel Fast Infinite Sample-and-Hold

## OUTLINE DIMENSIONS

24-Lead Plastic Dual-in-Line Package [PDIP]
(N-24)
Dimensions shown in inches and (millimeters)


COMPLIANT TO JEDEC STANDARDS MO-095AG
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

28-Lead Plastic Dual-in-Line Package [PDIP]
( $\mathrm{N}-28$ )
Dimensions shown in inches and (millimeters)


COMPLIANT TO JEDEC STANDARDS MS-011AB
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## OUTLINE DIMENSIONS

## 24-Lead Standard Small Outline Package [SOIC] Wide Body

(R-24)
Dimensions shown in millimeters and (inches)


## WWW. <br>  (R-28)

Dimensions shown in millimeters and (inches)


COMPLIANT TO JEDEC STANDARDS MS-013AE
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## OUTLINE DIMENSIONS

## 24-Lead Ceramic DIP - Glass Hermetic Seal [CERDIP] <br> (Q-24)

Dimensions shown in inches and (millimeters)


CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## 28-Lead Ceramic DIP - Glass Hermetic Seal [CERDIP] (Q-28)

Dimensions shown in inches and (millimeters)


28-Terminal Ceramic Leaded Chip Carrier [LCC] (E-28A)
Dimensions shown in inches and (millimeters)


CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## OUTLINE DIMENSIONS

28-Lead Shrink Small Outline Package [SSOP]
(RS-28)
Dimensions shown in millimeters


## unw. BDTLLC com/ADI <br> (P-28A) <br> Dimensions shown in inches and (millimeters)



## Revision History

Location Page
1/03—Data Sheet changed from REV. E to REV. F.
Edits to ABSOLUTE MAXIMUM RATINGS ..... 4
Edits to DIP/SOIC/SSOP, LCCC, AND PLCC Pin Configurations ..... 4
Edit to Figure 3 ..... 6
Edits to Circuit Information Basic Description section ..... 6
Edits to Input Current section ..... 7
Edit to Figure 8 ..... 7
Edit to Figure 9 ..... 7
Updated OUTLINE DIMENSIONS ..... 11
4/02-Data Sheet changed from REV. D to REV. E.
Edits to ORDERING GUIDE ..... 4
www. BDTI C. com/ADI
www. BDTI C. com/ADI

