

16 V Rail-to-Rail Buffer Amplifier

AD8560

FEATURES

Single-Supply Operation: 4.5 V to 16 V Dual-Supply Capability from ± 2.25 V to ± 8 V

Input Capability Beyond the Rails

Rail-to-Rail Output Swing

Continuous Output Current: 35 mA Peak Output Current: 250 mA Offset Voltage: 10 mV Max Slew Rate: 8 V/µs Stable with 1 µF Loads

Supply Current

APPLICATIONS LCD Reference Drivers Portable Electronics

Communications Equipment


GENERAL DESCRIPTION

The AD8560 is a low cost, five-channel, single-supply buffer amplifier with rail-to-rail input and output capability. The AD8560 is optimized for LCD monitor applications.


These LCD buffers have high slew rates, a 35 mA continuous output drive, and high capacitive load drive capability. They have wide supply range and offset voltages below 10 mV.

The AD8560 is specified over the -40°C to +85°C temperature range. They are available on tape and reel in a 16-lead LFCSP.

BLOCK DIAGRAM



16-Lead LFCSP (CP Suffix)



NC = NO CONNECT

AD8560-SPECIFICATIONS

$\textbf{ELECTRICAL CHARACTERISTICS} \text{ (4.5 V} \leq \text{V}_{\text{S}} \leq 16 \text{ V, V}_{\text{CM}} = \text{V}_{\text{S}}/2, T_{\text{A}} = 25^{\circ}\text{C, unless otherwise noted.)}$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}			2	10	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		5		μV/°C
Input Bias Current	I_{B}			80	600	nA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			800	nA
Input Voltage Range			-0.5		$V_{S} + 0.5$	V
Input Impedance	$Z_{ m IN}$			400		kΩ
Input Capacitance	C_{IN}			1		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_L = 100 \mu\text{A}$		$V_S - 0.005$		V
		$V_S = 16 \text{ V}, I_L = 5 \text{ mA}$	15.85	15.95		V
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	15.75			V
		$V_S = 4.5 \text{ V}, I_L = 5 \text{ mA}$	4.2	4.38		V
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	4.1	_		V
Output Voltage Low	V_{OL}	$I_L = 100 \mu\text{A}$		5	150	mV
		$V_S = 16 \text{ V}, I_L = 5 \text{ mA}$		42	150	mV
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		0.5	250	mV
		$V_S = 4.5 \text{ V}, I_L = 5 \text{ mA}$ -40°C \le T_A \le +85°C		95	300 400	mV mV
Continuous Output Current	I_{OUT}	-40 C \(\frac{1}{A} \(\sum + \text{8} \) C		35	400	mA
Peak Output Current	I_{PK}	$V_S = 16 \text{ V}$		250		mA
	-PK	75 10 7				
TRANSFER CHARACTERISTICS	Δ.	D = 21-0	0.005	0.0005	1.005	V/V
Gain	A_{VCL}	$R_{L} = 2 k\Omega$ $-40^{\circ}C \le T_{A} \le +85^{\circ}C$	0.995	0.9985 0.9980	1.005	V/V V/V
Gain Linearity	NL	$R_L = 2 k\Omega, V_O = 0.5 \text{ to } (V_S - 0.5 \text{ V})$	0.995	0.9980	1.005	% %
	NL	$R_L = 2 R_{22}, V_0 = 0.5 \text{ to } (V_S = 0.5 \text{ V})$		0.01		/0
POWER SUPPLY_						**
Supply Voltage	V_S	X = 4X/ 17X/	4.5		16	V
Power Supply Rejection Ratio	PSRR	$V_S = 4 \text{ V to } 17 \text{ V}$	70	90		1D
Samuela Camana / Amarili Can	т	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	70	90 780	1 000	dB
Supply Current/Amplifier	I_{SY}	$V_O = V_S/2$, No Load -40°C $\leq T_A \leq +85$ °C		780	1,000 1,200	μA μA
		-40 C 2 1 _A 2 103 C			1,200	μπ
DYNAMIC PERFORMANCE	O.D.	B 1010 0 200 F	1.5	0		**/
Slew Rate	SR	$R_L = 10 \text{ k}\Omega, C_L = 200 \text{ pF}$	4.5	8		V/µs
Bandwidth	BW	$-3 \text{ dB}, R_L = 10 \text{ k}\Omega, C_L = 10 \text{ pF}$		8		MHz
Phase Margin	Øo	$R_L = 10 \text{ k}\Omega, C_L = 10 \text{ pF}$		65 75		Degrees dB
Channel Separation				15		ив
NOISE PERFORMANCE						**//**
Voltage Noise Density	e_n	f = 1 kHz		27		nV/√Hz
	$\stackrel{e_n}{\cdot}$	f = 10 kHz		25		nV/√Hz
Current Noise Density	i _n	f = 10 kHz		0.8		pA/√Hz

Specifications subject to change without notice.

-2- REV. 0

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage (V _S)
Input Voltage
Differential Input VoltageV _S
Storage Temperature Range65°C to +150°C
Operating Temperature Range40°C to +85°C
Junction Temperature Range65°C to +150°C
Lead Temperature Range (Soldering, 60 sec)300°C
ESD Tolerance (HBM)1.5 kV
ESD Tolerance (CDM) 1 kV

^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Type	θ_{JA}^{1}	$\theta_{ m JC}$	Ψ_{JB}^{2}	Unit
16-Lead LFCSP (CP)	35		13	°C/W

NOTES

ORDERING GUIDE

Temperature		Package	Package	
Model Range		Description	Option	
AD8560ACP	−40°C to +85°C	16-Lead LFCSP	CP-16	

Available in reels only.

CAUTION-

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8560 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




REV. 0 –3–


 $^{^1\}theta_{JA}$ is specified for worst-case conditions, i.e., θ_{JA} is specified for device soldered onto a circuit board for surface-mount packages.

 $^{^2\}Psi_{JB}$ is applied for calculating the junction temperature by reference to the board temperature.


AD8560—Typical Performance Characteristics




TPC 1. Input Offset Voltage Distribution




TPC 4. Input Bias Current vs. Temperature




TPC 2. Input Offset Voltage Drift Distribution



TPC 5. Input Offset Current vs. Temperature




TPC 3. Input Offset Voltage vs. Temperature




TPC 6. Output Voltage Swing vs. Temperature


-4- REV. 0




TPC 7. Output Voltage Swing vs. Temperature




TPC 10. Supply Current/Amplifier vs. Temperature




TPC 8. Voltage Gain vs. Temperature



TPC 11. Slew Rate vs. Temperature




TPC 9. Output Voltage to Supply Rail vs. Load Current




TPC 12. Supply Current/Amplifier vs. Supply Voltage


REV. 0 –5–




TPC 13. Frequency Response vs. Resistive Loading




TPC 14. Frequency Response vs. Capacitive Loading




TPC 15. Closed-Loop Output Impedance vs. Frequency



TPC 16. Closed-Loop Output Swing vs. Frequency




TPC 17. Power Supply Rejection Ratio vs. Frequency




TPC 18. Power Supply Rejection Ratio vs. Frequency


-6- REV. 0




TPC 19. Voltage Noise Density vs. Frequency




TPC 22. Small Signal Overshoot vs. Load Capacitance




TPC 20. Channel Separation vs. Frequency



TPC 23. Settling Time vs. Step Size




TPC 21. Small Signal Overshoot vs. Load Capacitance




TPC 24. Large Signal Transient Response


REV. 0 -7-




TPC 25. Large Signal Transient Response



TPC 26. Small Signal Transient Response



TPC 27. Small Signal Transient Response



TPC 28. No Phase Reversal

-8- REV. 0

APPLICATIONS

Theory of Operation

These buffers are designed to drive large capacitive loads in LCD applications. Each has a high output current drive and rail-to-rail input/output operation and can be powered from a single 16 V supply. They are also intended for other applications where low distortion and high output current drive are needed.

Input Overvoltage Protection

As with any semiconductor device, whenever the input exceeds either supply voltage, attention needs to be paid to the input overvoltage characteristics. As an overvoltage occurs, the amplifier could be damaged depending on the voltage level and the magnitude of the fault current. When the input voltage exceeds either supply by more than 0.6 V, internal pin junctions will allow current to flow from the input to the supplies.

This input current is not inherently damaging to the device as long as it is limited to 5 mA or less. If a condition exists using the buffers where the input exceeds the supply by more than 0.6 V, a series external resistor should be added. The size of the resistor can be calculated by using the maximum overvoltage divided by 5 mA. This resistance should be placed in series with the input exposed to an overvoltage.

Output Phase Reversal

The buffer family is immune to phase reversal. Although the device's output will not change phase, large currents due to input overvoltage could damage the device. In applications where the possibility exists of an input voltage exceeding the supply voltage, overvoltage protection should be used as described in the previous section.

Total Harmonic Distortion (THD+N)

The buffer family features low total harmonic distortion. The total harmonic distortion plus noise for the buffer over the entire supply range is below 0.08%. When the device is powered from a 16 V supply, the THD + N stays below 0.03%. Figure 1 shows the AD8560's THD + N versus the frequency performance.




Figure 1. THD + N vs. Frequency

Short Circuit Output Conditions

The buffer family does not have internal short circuit protection circuitry. As a precautionary measure, do not short the output directly to the positive power supply or to the ground.

It is not recommended to operate the AD8560 with more than 35 mA of continuous output current. The output current can be limited by placing a series resistor at the output of the amplifier whose value can be derived using the following equation:

$$R_X \ge \frac{V_S}{35 \, mA}$$

For a 5 V single-supply operation, R_X should have a minimum value of 143 Ω .

Recommended Land Pattern for the AD8560

Figure 2 is a recommended land pattern for the AD8560 PCB design. The recommended thermal pad size for the PCB design matches the dimensions of the exposed pad on the bottom of the package. The solder mask design for improved thermal pad contact to the exposed pad and reliability uses a stencil pattern for approximately 85% solder coverage. A minimum clearance of 0.25 mm is maintained on the PCB between the outer edges of the thermal pad and the inner edges of the pattern for the land to avoid shorting. For better thermal performance, thermal vias should also be used. Since the AD8560 is relatively a low power part, just soldering the exposed package pad to the PCB thermal pad should provide sufficient electrical performance.





Figure 2. 16-Lead 4 x 4 Land Pattern

REV. 0 –9–

OUTLINE DIMENSIONS

16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body (CP-16)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC

-10- REV. 0