## FEATURES

<0.5 pC charge injection over full signal range<br>Off capacitance: $\mathbf{2} \mathbf{~ p F}$<br>Off leakage: $\mathbf{2 0} \mathrm{pA}$<br>Supply range: 33 V<br>On resistance: $120 \Omega$<br>Fully specified at $\pm 15 \mathrm{~V},+12 \mathrm{~V}$<br>No $V_{L}$ supply required<br>3 V logic-compatible inputs<br>Rail-to-rail operation<br>10-lead MSOP package

## APPLICATIONS

Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Audio signal routing
Video signal routing
Communication systems

## GENERAL DESCRIPTION

The ADG1221/ADG1222/ADG1223 are monolithic, complementary metal-oxide semiconductor (CMOS) devices containing four independently selectable switches designed on an $i$ CMOS (industrial CMOS) process. $i$ CMOS is a modular manufacturing process combining high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs, capable of 33 V operation, in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, $i$ CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The ultralow capacitance and exceptionally low charge injection of these switches make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Figure 2 shows that there is minimum charge injection over the full signal range of the device.

The ADG1221/ADG1222/ADG1223 contain two independent single-pole/single-throw (SPST) switches. The ADG1221 and ADG1222 differ only in that the digital control logic is inverted. The ADG1221 switches are turned on with Logic 1 on the appropriate control input, and Logic 0 is required for the

## Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM


SWITCHES SHOWN FOR A LOGIC 0 INPUT
Figure 1.

ADG1222. The ADG1223 has one switch with digital control logic similar to that of the ADG1221; the logic is inverted on the other switch. The ADG1223 exhibits break-before-make switching action for use in multiplexer applications. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.


Figure 2. Charge Injection vs. Input Voltage

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2007-2009 Analog Devices, Inc. All rights reserved.

## ADG1221/ADG1222/ADG1223

## TABLE OF CONTENTS

$\qquad$Applications 1
Functional Block Diagram .....  1
General Description ..... 1
Revision History .....  2
Specifications .....  .3
Dual Supply .....  3
Single Supply. ..... 4
Absolute Maximum Ratings .....  6
REVISION HISTORY
3/09—Rev. 0 to Rev. A
Changes to Power Requirements, $I_{D D}$, Digital Inputs $=5 \mathrm{~V}$Parameter, Table 1 4
Changes to ton Parameter and Power Requirements, $\mathrm{I}_{\mathrm{DD}}$, DigitalInputs $=5 \mathrm{~V}$ Parameter, Table 2 5
Thermal Resistance .....  6
ESD Caution .....  6
Pin Configuration and Function Descriptions .....  7
Terminology .....  8
Typical Performance Characteristics. .....  9
Test Circuits ..... 13
Outline Dimensions ..... 15
Ordering Guide ..... 15

## 2/07—Rev. 0: Initial Version

## SPECIFICATIONS

## DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 1.

|  |  | Temperat |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| ANALOG SWITCH |  |  |  |  |  |
| Analog Signal Range On Resistance, Ron |  |  | $V_{\text {DD }}$ to $\mathrm{V}_{\text {Ss }}$ | V |  |
|  |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-13.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA} \text { (see Figure } 23 \text { ) } \end{aligned}$ |
|  | 120 |  |  | $\Omega$ typ |  |
|  | 200 | 240 | 270 | $\Omega$ max |  |
| On Resistance Match Between Channels, $\triangle$ Ron |  |  |  |  | $\mathrm{V}_{\mathrm{s}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA}$ |
|  | 2.5 |  |  | $\Omega$ typ |  |
|  | 6 | 10 | 12 | $\Omega$ max |  |
| On Resistance Flatness, RfLation) |  |  |  |  | $\mathrm{V}_{5}=-5 \mathrm{~V} / 0 \mathrm{~V} /+5 \mathrm{~V} ; \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA}$ |
|  | 20 |  |  | $\Omega$ typ |  |
|  | 64 | 76 | 83 | $\Omega$ max |  |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{S S}=-16.5 \mathrm{~V}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$ (see Figure 24) |
|  | $\pm 0.002$ |  |  | nA typ |  |
|  | $\pm 0.1$ | $\pm 0.6$ | $\pm 1$ | nA max |  |
| Drain Off Leakage, $\mathrm{I}_{\mathrm{D}}$ (Off) |  |  |  |  | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$ (see Figure 24) |
|  | $\pm 0.002$ |  |  | nA typ |  |
|  | $\pm 0.1$ | $\pm 0.6$ | $\pm 1$ | $n A \max$ |  |
| Channel On Leakage, ID, Is (On) |  |  |  |  | $\mathrm{V}_{\mathrm{s}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$ (see Figure 25) |
|  | $\pm 0.01$ |  |  | nA typ |  |
|  | $\pm 0.2$ | $\pm 0.6$ | $\pm 1$ | nA max |  |
| DIGITAL INPUTS |  |  |  |  |  |
| Input High Voltage, V INH |  |  | 2.0 | $\checkmark$ min |  |
| Input Current, In or |  |  | 0.8 | $V$ max |  |
|  |  |  |  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
|  | 0.005 |  |  | $\mu \mathrm{A}$ typ |  |
|  |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ max |  |
| Digital Input Capacitance, $\mathrm{C}_{\text {IN }}$ | 2.5 |  |  | pF typ |  |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ |  |  |  |  |  |
| ton |  |  |  |  | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V}$ <br> (see Figure 26) |
|  | 130 |  |  | ns typ |  |
|  | 170 | 210 | 240 | ns max |  |
| toff |  |  |  |  | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V}$ <br> (see Figure 26) |
|  | 85 |  |  | ns typ |  |
|  | 105 | 130 | 140 | ns max |  |
| Break-Before-Make Time Delay (ADG1223 Only), tввм |  |  |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=10 \mathrm{~V} \\ & \text { (see Figure 27) } \end{aligned}$ |
|  | 40 |  |  | ns typ |  |
|  |  |  | 10 | ns min |  |
| Charge Injection, Qin | 0.1 |  |  | pC typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$ (see Figure 28) |
| Off Isolation | 75 |  |  | dB typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \\ & \text { (see Figure 29) } \end{aligned}$ |

## ADG1221/ADG1222/ADG1223


${ }^{1}$ Guaranteed by design, not subject to production test.

## SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.

Table 2.


Rev. A | Page 4 of 16


[^0]
## ADG1221/ADG1222/ADG1223

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Rating |
| :--- | :--- |
| $V_{D D}$ to $V_{S S}$ | 35 V |
| V $_{\text {DD }}$ to GND | -0.3 V to +25 V |
| V $_{\text {SS }}$ to GND | +0.3 V to -25 V |
| Analog Inputs $^{1}$ | $\mathrm{~V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or |
|  | 30 mA, whichever occurs first |
| Digital Inputs $^{1}$ | $\mathrm{GND}-0.3 \mathrm{~V}$ to V $\mathrm{VD}+0.3 \mathrm{~V}$ or |
|  | 30 mA, whichever occurs first |
| Peak Current, S or D | 100 mA (pulsed at 1 ms, |
|  | $10 \%$ duty cycle max) |
| Continuous Current per | 30 mA |
| $\quad$ Channel, S or D |  |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Reflow Soldering Peak | $260^{\circ} \mathrm{C}$ |
| Temperature, Pb free |  |

${ }^{1}$ Overvoltages at $\mathrm{IN}, \mathrm{S}$, or D are clamped by internal diodes. Current must be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\text {IA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

| Package Type | $\theta_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 10-Lead MSOP (4-Layer Board) | 206 | 44 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

| IN1 1 | - | 10 IN2 |
| :---: | :---: | :---: |
| S1 2 | ADG1221/ | ${ }^{9} \mathrm{~V} \mathrm{VDD}$ |
| D1 3 | ADG1222/ | 8 GND |
| D2 4 |  | 7 NC |
| S2 5 | TOP VIEW <br> (Not to Scale) | $6 \mathrm{v}_{\text {ss }}$ |

Figure 3. 10-Lead MSOP Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | IN1 | Logic Control Input. |
| 2 | S1 | Source Terminal. Can be an input or output. |
| 3 | D1 | Drain Terminal. Can be an input or output. |
| 4 | D2 | Drain Terminal. Can be an input or output. |
| 5 | S2 | Source Terminal. Can be an input or output. |
| 6 | VSS | Most Negative Power Supply Potential. |
| 7 | NC | No Connect. |
| 8 | GND | Ground (0 V) Reference. |
| 9 | VDD | Most Positive Power Supply Potential. |
| 10 | IN2 | Logic Control Input. |

Table 6. ADG1221/ADG1222 Truth Table

| ADG1221 INx | ADG1222 INx | Switch Condition |
| :--- | :--- | :--- |
| 1 | 0 | On |
| 0 | 1 | Off |

Table 7. ADG1223 Truth Table

| ADG1223 INx | Switch 1 Condition | Switch 2 Condition |
| :--- | :--- | :--- |
| 0 | Off | On |
| 1 | On | Off |

## ADG1221/ADG1222/ADG1223

## TERMINOLOGY

## $I_{\text {DD }}$

The positive supply current.
Iss
The negative supply current.
$\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{s}}\right)$
The analog voltage on Terminal D and Terminal S.

## Ron

The ohmic resistance between Terminal D and Terminal S.

## $\mathrm{R}_{\text {flat(on) }}$

Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

## $\mathrm{I}_{\mathrm{s}}$ (Off)

The source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
The drain leakage current with the switch off.

## $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{s}}(\mathbf{O n})$

The channel leakage current with the switch on.
$V_{\text {INL }}$
The maximum input voltage for Logic 0 .
$\mathrm{V}_{\text {INH }}$
The minimum input voltage for Logic 1.
$\mathrm{I}_{\text {INL }}\left(\mathrm{I}_{\mathrm{INH}}\right)$
The input current of the digital input.
$\mathrm{C}_{s}$ (Off)
The off switch source capacitance, measured with reference to ground.
$\mathrm{C}_{\mathrm{D}}$ (Off)
The off switch drain capacitance, measured with reference to ground.
$\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}$ (On)
The on switch capacitance, measured with reference to ground.
ton
The delay between applying the digital control input and the output switching on (see Figure 26).
toff
The delay between applying the digital control input and the output switching off (see Figure 26).
t $_{\text {вbм }}$
Off time or on time measured between the $90 \%$ points of both switches, when switching from one address state to another (ADG1223 only).

## $Q_{\text {INJ }}$ (Charge Injection)

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Off Isolation

A measure of unwanted signal coupling through an off switch.

## Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## -3 dB Bandwidth

The frequency at which the output is attenuated by 3 dB .

## On Response

The frequency response of the on switch.

## Insertion Loss

The loss due to the on resistance of the switch.
THD + N (Total Harmonic Noise Plus Distortion)
The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## ACPSRR (AC Power Supply Rejection Ratio)

Measures the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.
$\mathrm{C}_{\mathrm{IN}}$
The digital input capacitance.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. On Resistance as a Function of $V_{S}\left(V_{D}\right)$, Dual Supply


Figure 5. On Resistance as a Function of $V_{S}\left(V_{D}\right)$, Dual Supply


Figure 6. On Resistance as a Function of $V_{S}\left(V_{D}\right)$, Single Supply


Figure 7. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, Dual Supply


Figure 8. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, Single Supply


Figure 9. Leakage Current as a Function of Temperature, Dual Supply


Figure 10. Leakage Current as a Function of Temperature, Dual Supply


Figure 11. Leakage Current as a Function of Temperature, Single Supply


Figure 12. I ID vs. Logic Level


Figure 13. Charge Injection vs. Input Voltage


Figure 14. ton/toff vs. Temperature


Figure 15. Off Isolation vs. Frequency


Figure 16. Crosstalk vs. Frequency


Figure 17. Insertion Loss vs. Frequency


Figure 18. ACPSRR vs. Frequency


Figure 19. $T H D+N$ vs. Frequency

## ADG1221/ADG1222/ADG1223



Figure 20. Capacitance vs. Bias Voltage


Figure 21. Capacitance vs. Bias Voltage


Figure 22. Capacitance vs. Bias Voltage

## TEST CIRCUITS



Figure 23. Test Circuit 1—On Resistance


Figure 24. Test Circuit 2—Off Leakage


Figure 25. Test Circuit 3—On Leakage


Figure 26. Test Circuit 4—Switching Times


Figure 27. Test Circuit 5—Break-Before-Make Time Delay


Figure 28. Test Circuit 6—Charge Injection

## ADG1221/ADG1222/ADG1223



Figure 29. Test Circuit 7—Off Isolation


Figure 30. Test Circuit 8—Channel-to-Channel Crosstalk


Figure 31. Test Circuit 9—Bandwidth


Figure 32. Test Circuit 10—Total Harmonic Distortion + Noise

## OUTLINE DIMENSIONS



Figure 33. 10-Lead Mini Small Outline Package [MSOP] (RM-10)
Dimensions shown in millimeters

| ORDERING GUIDE |
| :--- |
| Model | Temperature Range $\quad$ Package Description $\quad$ Package Option | Branding |
| :--- |
| ADG1221BRMZ ${ }^{1}$ |
| ADG1221BRMZ-REEL7 $^{1}$ |

[^1]
## ADG1221/ADG1222/ADG1223

## NOTES


[^0]:    ${ }^{1}$ Guaranteed by design, not subject to production test.

[^1]:    ${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

