### 1.0 SCOPE

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein.

The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. http://www.analog.com/aerospace

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/ADG201
2.0 Part Number. The complete part number(s) of this specification follow:

Part Number Description
ADG201-803Q High speed quad SPST CMOS analog switch

### 2.1 Case Outline.

Letter


Q GDIP1-T16 16-Lead ceramic dual-in-line package (CERDIP)


Figure 1 - Terminal connections.
3.0 Absolute Maximum Ratings. $1 /\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)$V_{D D}$ to $V_{S S}$44V
$V_{D D}$ to GND ..... $-0.3 \mathrm{~V}, 25 \mathrm{~V}$
VSS to GND $2 /$ ..... $+0.3 \mathrm{~V},-25 \mathrm{~V}$
Analog Inputs 3 /
Voltage at S, D $\mathrm{V}_{\mathrm{SS}}-2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+2 \mathrm{~V}$
or 20 mA , whichever comes first
Current at S, D ..... 20 mA
Continuous Current, S or D ..... 20 mA
Pulsed Current, S or D (1mS Duration, 10\% duty cycle) ..... 70 mA
Digital Inputs 3/
Voltage at IN, WR

$\qquad$
$\mathrm{V}_{\mathrm{SS}}-4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+4 \mathrm{~V}$ or 20 mA , whichever comes first

## Current at IN

 20 mAPower dissipation ..... 470 mW
Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) ..... $+300^{\circ} \mathrm{C}$

## Notes:

1/ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2/ If $\mathrm{V}_{S S}$ is open circuited with $V_{D D}$ and GND applied, the $V_{S S}$ pin will be pulled positiye, exceeding the Absolute Maximum Ratings. If this possibility exists, a Schottky diode from $\mathrm{V}_{\text {SS }}$ to GND (cathode end to GND) ensures that the Absolute Maximum Ratings will be observed.

3/ Overvoltage at IN, S, or D will be clamped by diodes. Current should be limited to 20 mA (see above).

### 3.1 Thermal Characteristics:

> Thermal Resistance, cerdip $(\mathrm{Q})$ Package
> Junction-to-Case $\left(\Theta_{\mathrm{JC}}\right)=35^{\circ} \mathrm{C} / \mathrm{W}$ Max
> Junction-to-Ambient $\left(\Theta_{\mathrm{JA}}\right)=120^{\circ} \mathrm{C} / \mathrm{W}$ Max
4.0 Electrical Table: See notes at end of table

| Table I |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Conditions 1/ | Subgroup | Limit 2/ |  | Units |
|  |  |  |  | Min | Max |  |
| Analog Signal range | $\mathrm{V}_{\mathrm{S}}$ | 3/ | 4 |  | $\pm 15$ | V |
| On resistance | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | 1 |  | 50 | Ohm |
|  |  |  | 2, 3 |  | 75 |  |
| Source OFF leakage current | $\mathrm{I}_{\text {(OFF) }}$ | $\mathrm{V}_{\mathrm{D}}= \pm 14 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 14 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}$ | 1 |  | $\pm 1.0$ | nA |
|  |  |  | 2, 3 |  | $\pm 60$ |  |
| Drain OFF leakage current | $\mathrm{I}_{\mathrm{D} \text { (OFF) }}$ | $\mathrm{V}_{\mathrm{D}}= \pm 14 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 14 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}$ | 1 |  | $\pm 1.0$ |  |
|  |  |  | 2, 3 |  | $\pm 60$ |  |
| Channel ON leakage current | $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}= \pm 14 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | 1 |  | $\pm 1.0$ |  |
|  |  |  | 2, 3 |  | $\pm 60$ |  |
| Low level input voltage 4/ | $\mathrm{V}_{\text {IL }}$ |  | 7, 8 |  | 0.8 | V |
| High level input voltage 4/ | $\mathrm{V}_{\mathrm{IH}}$ |  | 7, 8 | 2.4 |  |  |
| Input leakage current (low) | $\mathrm{I}_{\text {IL }}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }} \text { under test }=1.0 \mathrm{~V}, \text { All other } \\ & \mathrm{V}_{\text {IN }}=16.5 \mathrm{~V} \end{aligned}$ | 1, 2, 3 |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input leakage current (high) | $\mathrm{I}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }} \text { under test }=16.5 \mathrm{~V} \text {, All other } \\ & \mathrm{V}_{\text {IN }}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 17 \mathrm{~V} \end{aligned}$ | 1, 2, 3 |  | $\pm 1.0$ |  |
| Positive supply current | I+ | $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}$ or 0.8 V for all switches | 1, 2, 3 |  | 10 | mA |
| Negative supply current | I- | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ or 0.8 V for all switches | 1, 2, 3 |  | -6 |  |
| Switch on time | $\mathrm{t}_{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=+3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V} \text { see figure } 3 \end{aligned}$ | 9 |  | 50 | nS |
|  |  |  | 10, 11 |  | 65 |  |
| Switch off time | $\mathrm{t}_{\mathrm{OFF}}$   <br>  $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{V}_{\mathrm{IH}}=+3 \mathrm{~V}$, 9 <br> $\mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$ see figure 3 10,11  |  |  |  | 50 |  |

TABLE I NOTES:
1/ $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$, unless otherwise specified
2/ The limiting terms "min" (minimum) and "max" (maximum) shall be considered to apply to magnitudes only. Negative current shall be defined as conventional current flow out of a device terminal.
3/ These parameters may not be tested, but shall be guaranteed to the limits specified in table I herein.
4/ Test not required if applied as a forcing function.


NOTE: Rise time and fall time $\leq 20 \mathrm{~ns}$.
FIGURE 3. Test circuit and switching waveforms.

## ADG201HS

### 4.1 Electrical Test Requirements:

| Table II |  |
| :--- | :--- |
| Test Requirements | Subgroups (in accordance <br> with MIL-PRF-38535, <br> Table III) |
| Interim Electrical Parameters | 1 |
| Final Electrical Parameters | $1,2,3,4,7,8 \quad \underline{1} / \underline{2} /$ |
| Group A Test Requirements | $1,2,3,4,7,8,9,10,11$ |
| Group C end-point electrical parameters | $1,7 \underline{2} /$ |
| Group D end-point electrical parameters | 1,7 |
| Group E end-point electrical parameters | na |

1/ PDA applies to subgroup 1. Exclude Deltas from PDA.
2/ See Table III for delta measure parameters and limits.
4.2 Table III. Burn-in test delta limits,

| WWW |  | le IH COM, AD |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { TEST } \\ \text { TITLE } \end{gathered}$ | BURN-IN <br> LIMIT | LIFE TEST LIMIT | DELTA <br> LIMIT | UNITS |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | 50 | 65 | $\pm 15$ | $\Omega$ |
| $\mathrm{I}_{\mathrm{D} \text { (OFF) }}$ | $\pm 1$ | $\pm 2$ | $\pm 1$ | nA |
| $\mathrm{I}_{\mathrm{S}(\mathrm{ON})}+\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ | $\pm 1$ | $\pm 2$ | $\pm 1$ | nA |

### 5.0 Life Test/Burn-In:

5.1 HTRB is not applicable for this drawing.
5.2 Burn-in is per MIL-STD-883 Method 1015 test condition B or C.
5.3 Steady state life test is per MIL-STD-883 Method 1005.

### 6.0 MIL-STD-38535 QMLV exceptions:

6.1 Full WLA per MIL-STD-883 TM 5007 is not available for this product fabricated in a QMLQ wafer process facility. SEM Inspection only is available per MIL-STD-883, TM2018.

## ADG201HS

| Rev | Description of Change | Date |
| :---: | :--- | :---: |
| A | Initiate | July 30, 2001 |
| B | Update web address | Feb. 18, 2002 |
| C | Update web address | June 20, 2003 |
| D | Clarify SEM vs. WLA availability for QMLQ fab process | Nov. 8, 2007 |
| E | Update header/footer \& add to 1.0 Scope description. | Feb. 26,2008 |
|  |  |  |
|  |  |  |

## umw. BDTI C. com/ADI

