

# High Voltage Latch-Up Proof, Triple/Quad SPDT Switches

ADG5233/ADG5234

#### **FEATURES**

Latch-up proof
4.5 pF off source capacitance
10 pF off drain capacitance
-0.6 pC charge injection

Low on resistance: 160 Ω typical ±9 V to ±22 V dual-supply operation 9 V to 40 V single-supply operation 48 V supply maximum ratings

Fully specified at  $\pm 15$  V,  $\pm 20$  V, +12 V, and +36 V

V<sub>DD</sub> to V<sub>SS</sub> analog signal range Human body model (HBM) ESD rating

4 kV I/O port to supplies 1 kV I/O port to I/O port

4 kV all other pins

#### **APPLICATIONS**

Automatic test equipment
Data acquisition
Instrumentation
Avionics
Audio and video switching
Communication systems

#### **GENERAL DESCRIPTION**

The ADG5233 and ADG5234 are monolithic industrial CMOS analog switches comprising three independently selectable single-pole, double throw (SPDT) switches and four independently selectable SPDT switches, respectively.

All channels exhibit break-before-make switching action that prevents momentary shorting when switching channels. An  $\overline{\rm EN}$  input on the ADG5233 (LFCSP and TSSOP packages) is used to enable or disable the device. When disabled, all channels are switched off.

The ultralow capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth make these devices suitable for video signal switching.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADG5233 TSSOP and LFCSP\_VQ




Figure 2. ADG5234 TSSOP

#### **PRODUCT HIGHLIGHTS**

- Trench Isolation Guards Against Latch-Up.
   A dielectric trench separates the P and N channel transistors thereby preventing latch-up even under severe overvoltage conditions.
- 2. Ultralow Capacitance and -0.6 pC Charge Injection.
- Dual-Supply Operation.
   For applications where the analog signal is bipolar, the ADG5233/ADG5234 can be operated from dual supplies up to ±22 V.
- Single-Supply Operation.
   For applications where the analog signal is unipolar, the ADG5233/ADG5234 can be operated from a single-rail power supply up to 40 V.
- 5. 3 V Logic-Compatible Digital Inputs.  $V_{\rm INH} = 2.0 \ V, \ V_{\rm INL} = 0.8 \ V.$
- No V<sub>L</sub> Logic Power Supply Required.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

Features	I
Applications	1
Functional Block Diagrams	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
±15 V Dual Supply	3
±20 V Dual Supply	4
12 V Single Supply	5
36 V Single Supply	6

Continuous Current per Channel, 5x of Dx	0
Absolute Maximum Ratings	9
ESD Caution	9
Pin Configurations and Function Descriptions	10
Typical Performance Characteristics	12
Test Circuits	16
Terminology	18
Trench Isolation	19
Applications Information	20
Outline Dimensions	21
Ordering Guide	21

### **REVISION HISTORY**

7/11—Revision 0: Initial Version

# **SPECIFICATIONS**

### ±15 V DUAL SUPPLY

 $V_{\text{DD}}$  = +15 V  $\pm$  10%,  $V_{\text{SS}}$  = -15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{\text{DD}}$ to $V_{\text{SS}}$	V	
On Resistance, Ron	160			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}; \text{ see Figure 26}$
	200	250	280	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	3.5			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$
	8	9	10	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	38			Ωtyp	$V_S = \pm 10 \text{ V, } I_S = -1 \text{ mA}$
	50	65	70	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 28}$
	±0.1	±0.2	±0.4	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 28}$
	±0.1	±0.2	±0.4	nA max	
Channel On Leakage, $I_D$ (On), $I_S$ (On)	±0.08			nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; see Figure 25
	±0.2	±0.3	±0.9	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
input carrein, int or initi	0.002		±0.1	μA max	TIN TONE C. TEE
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>				1 /1	
Transition Time, trransition	170			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
,	210	250	280	ns max	V <sub>s</sub> = 10 V; see Figure 31
t <sub>on</sub> ( <del>EN</del> )	175			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	215	255	290	ns max	V <sub>s</sub> = 10 V; see Figure 33
t <sub>off</sub> (EN)	80			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	100	115	125	ns max	V <sub>s</sub> = 10 V; see Figure 33
Break-Before-Make Time Delay, t <sub>D</sub>	60			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
,, .,			30	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; see Figure 32
Charge Injection, Q <sub>INJ</sub>	-0.6			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see}$ Figure 34
Off Isolation	-75			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 27
–3 dB Bandwidth	205			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 30
Insertion Loss	-6.3			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30
Cs (Off)	4.5			pF typ	$V_S = 0 V, f = 1 MHz$
C <sub>D</sub> (Off)	10			pF typ	$V_S = 0 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)	15			pF typ	$V_S = 0 V, f = 1 MHz$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I <sub>DD</sub>	45			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
	55		70	μA max	
Iss	0.001			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			1	μA max	
$V_{DD}/V_{SS}$			±9/±22	V min/V max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

### **±20 V DUAL SUPPLY**

 $V_{\text{DD}}$  = +20 V  $\pm$  10%,  $V_{\text{SS}}$  = -20 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	<b>Test Conditions/Comments</b>
ANALOG SWITCH					
Analog Signal Range			$V_{\text{DD}}$ to $V_{\text{SS}}$	V	
On Resistance, R <sub>ON</sub>	140			Ωtyp	$V_s = \pm 15 \text{ V}, I_s = -1 \text{ mA}$ ; see Figure 26
	160	200	230	Ω max	$V_{DD} = +18 \text{ V}, V_{SS} = -18 \text{ V}$
On-Resistance Match Between Channels, ΔR <sub>ON</sub>	3.5			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -1 \text{ mA}$
	8	9	10	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	33			Ωtyp	$V_S = \pm 15 \text{ V, } I_S = -1 \text{ mA}$
	45	55	60	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.02			nA typ	$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V}; \text{ see Figure 28}$
	±0.1	±0.2	±0.4	nA max	_
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V}; \text{ see Figure 28}$
-	±0.1	±0.2	±0.4	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.08			nA typ	$V_S = V_D = \pm 15 \text{ V}$ ; see Figure 25
	±0.2	±0.3	±0.9	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
·			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, transition	170			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	200	235	260	ns max	$V_s = 10 V$ ; see Figure 31
ton (EN)	165			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	200	240	265	ns max	$V_S = 10 \text{ V}$ ; see Figure 33
t <sub>OFF</sub> (EN)	80			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	95	105	115	ns max	$V_s = 10 \text{ V}$ ; see Figure 33
Break-Before-Make Time Delay, t <sub>D</sub>	50			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
,, . <u>.</u>			30	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; see Figure 32
Charge Injection, Q <sub>INJ</sub>	0			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see}$ Figure 34
Off Isolation	-75			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
–3 dB Bandwidth	210			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 30
Insertion Loss	-5.5			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30

Rev. 0 | Page 4 of 24

Parameter	25°C -40°C t	o +85°C -40°C to +125°	Unit	Test Conditions/Comments
C <sub>s</sub> (Off)	4.5		pF typ	$V_S = 0 V, f = 1 MHz$
C <sub>D</sub> (Off)	10		pF typ	$V_S = 0 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)	15		pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS				$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$
I <sub>DD</sub>	50		μA typ	Digital inputs = 0 V or V <sub>DD</sub>
	70	110	μA max	
Iss	0.001		μA typ	Digital inputs = 0 V or V <sub>DD</sub>
		1	μA max	
$V_{DD}/V_{SS}$		±9/±22	V min/V max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

### **12 V SINGLE SUPPLY**

 $V_{DD}$  = 12 V  $\pm$  10%,  $V_{SS}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0V$ to $V_{DD}$	V	
On Resistance, Ron	360			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -1 \text{ mA; see}$ Figure 26
	500	610	700	Ω max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	5.5			Ωtyp	$V_S = 0 V \text{ to } 10 V, I_S = -1 \text{ mA}$
	20	21	22	Ω max	
On-Resistance Flatness, RFLAT (ON)	170			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -1 \text{ mA}$
	280	335	370	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see}$ Figure 28
	±0.1	±0.2	±0.4	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see}$ Figure 28
	±0.1	±0.2	±0.4	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.08			nA typ	$V_S = V_D = 1 \text{ V}/10 \text{ V}$ ; see Figure 25
	±0.2	±0.3	±0.9	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trransition	235			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	295	365	410	ns max	$V_s = 8 V$ ; see Figure 31
t <sub>on</sub> (EN)	240			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	305	380	430	ns max	$V_S = 8 \text{ V}$ ; see Figure 33
t <sub>OFF</sub> (EN)	70			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	90	105	115	ns max	$V_S = 8 V$ ; see Figure 33
Break-Before-Make Time Delay, t <sub>D</sub>	125			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			65	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$ ; see Figure 32
Charge Injection, Q <sub>INJ</sub>	0			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{see}$ Figure 34

Parameter	25°C	–40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Off Isolation	-75			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
–3 dB Bandwidth	172			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 30
Insertion Loss	-8.7			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30
C <sub>s</sub> (Off)	5			pF typ	$V_S = 6 V, f = 1 MHz$
C <sub>D</sub> (Off)	11			pF typ	$V_S = 6 \text{ V, } f = 1 \text{ MHz}$
$C_D$ (On), $C_S$ (On)	16			pF typ	$V_S = 6 V, f = 1 MHz$
POWER REQUIREMENTS					V <sub>DD</sub> = 13.2 V
I <sub>DD</sub>	40			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
	50		65	μA max	
$V_{DD}$			9/40	V min/V max	$GND = 0 V, V_{SS} = 0 V$

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

### **36 V SINGLE SUPPLY**

 $V_{DD}$  = 36 V  $\pm$  10%,  $V_{SS}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0V$ to $V_{\text{DD}}$	V	
On Resistance, R <sub>ON</sub>	140			Ωtyp	$V_s = 0 \text{ V to } 30 \text{ V, } I_s = -1 \text{ mA; see}$ Figure 26
	170	215	245	Ω max	$V_{DD} = 32.4 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{\text{ON}}$	3.5			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -1 \text{ mA}$
	8	9	10	Ω max	
On-Resistance Flatness, RFLAT (ON)	35			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -1 \text{ mA}$
	50	60	65	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}; \text{ see}$ Figure 28
	±0.1	±0.2	±0.4	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}; \text{ see}$ Figure 28
	±0.1	±0.2	±0.4	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.08			nA typ	$V_S = V_D = 1 \text{ V}/30 \text{ V}$ ; see Figure 25
	±0.2	±0.3	±0.9	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trransition	205			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	255	275	290	ns max	$V_S = 18 V$ ; see Figure 31
t <sub>ON</sub> (EN)	200			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	240	265	290	ns max	$V_S = 18 V$ ; see Figure 33
t <sub>OFF</sub> (EN)	85			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	115	115	115	ns max	$V_s = 18 V$ ; see Figure 33

Rev. 0 | Page 6 of 24

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Break-Before-Make Time Delay, t <sub>D</sub>	65			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
			35	ns min	$V_{51} = V_{52} = 18 \text{ V}$ ; see Figure 32
Charge Injection, Q <sub>INJ</sub>	-0.6			pC typ	$V_S = 18 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ see Figure 34
Off Isolation	<b>–75</b>			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
−3 dB Bandwidth	190			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 30
Insertion Loss	-5.9			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30
C <sub>S</sub> (Off)	4.5			pF typ	$V_S = 18 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)	10			pF typ	$V_S = 18 \text{ V, } f = 1 \text{ MHz}$
$C_D$ (On), $C_S$ (On)	15			pF typ	$V_S = 18 \text{ V, } f = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = 39.6 \text{ V}$
I <sub>DD</sub>	80			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
	100		130	μA max	
$V_{DD}$			9/40	V min/V max	$GND = 0 V, V_{SS} = 0 V$

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

### **CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx**

### **Table 5. ADG5233**

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR Dx				
$V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	24	16	11	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	42	26.5	15	mA maximum
$V_{DD} = +20 \text{ V}, V_{SS} = -20 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	26	17	11	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	46	28	15	mA maximum
$V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	17	12	7.7	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	24	17	11	mA maximum
$V_{DD} = 36 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	25	17	11	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	45	28	15	mA maximum

### Table 6. ADG5234

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR Dx				
$V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	21	15	10	mA maximum
$V_{DD} = +20 \text{ V}, V_{SS} = -20 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	22	15	10	mA maximum
$V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	15	11	7	mA maximum
$V_{DD} = 36 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	22	15	10	mA maximum

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 7.

Developed and the second and the sec			
Parameter	Rating		
V <sub>DD</sub> to V <sub>SS</sub>	48 V		
V <sub>DD</sub> to GND	−0.3 V to +48 V		
V <sub>SS</sub> to GND	+0.3 V to -48 V		
Analog Inputs <sup>1</sup>	$V_{SS}$ – 0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first		
Digital Inputs <sup>1</sup>	$V_{SS}$ – 0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first		
Peak Current, Sx or Dx Pins			
ADG5233	76 mA (pulsed at 1 ms, 10% duty cycle maximum)		
ADG5234	67 mA (pulsed at 1 ms, 10% duty cycle maximum)		
Continuous Current, Sx or Dx <sup>2</sup>	Data + 15%		
Temperature Range			
Operating	−40°C to +125°C		
Storage	−65°C to +150°C		
Junction Temperature	150°C		
Thermal Impedance, θ <sub>JA</sub>			
16-Lead TSSOP (4-Layer Board)	112.6°C/W		
20-Lead TSSOP (4-Layer Board)	143°C/W		
16-Lead LFCSP (4-Layer Board)	30.4°C/W		
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C		
Human Body Model (HBM) ESD			
I/O Port to Supplies	4 kV		
I/O Port to I/O Port	1 kV		
All Other Pins	4 kV		
10 1 11 6 10 1			

<sup>&</sup>lt;sup>1</sup> Overvoltages at the INx, Sx, and Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.


### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> See Table 5 and Table 6.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS






Figure 3. ADG5233 TSSOP Pin Configuration

Figure 4. ADG5233 LFCSP\_VQ Pin Configuration

### Table 8. ADG5233 Pin Function Descriptions

Pin No.			
TSSOP	LFCSP_VQ	Mnemonic	Description
1	15	$V_{DD}$	Most Positive Power Supply Potential.
2	16	S1A	Source Terminal 1A. This pin can be an input or an output.
3	1	D1	Drain Terminal 1. This pin can be an input or an output.
4	2	S1B	Source Terminal 1B. This pin can be an input or an output.
5	3	S2B	Source Terminal 2B. This pin can be an input or an output.
6	4	D2	Drain Terminal 2. This pin can be an input or an output.
7	5	S2A	Source Terminal 2A. This pin can be an input or an output.
8	6	IN2	Logic Control Input 2.
9	7	IN3	Logic Control Input 3.
10	8	S3A	Source Terminal 3A. This pin can be an input or an output.
11	9	D3	Drain Terminal 3. This pin can be an input or an output.
12	10	S3B	Source Terminal 3B. This pin can be an input or an output.
13	11	V <sub>SS</sub>	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
14	12	EN	Active Low Digital Input. When high, the device is disabled and all switches are off. When low, INx logic inputs determine the on switches.
15	13	IN1	Logic Control Input 1.
16	14	GND	Ground (0 V) Reference.
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, Vss.

Table 9. ADG5233 Truth Table

EN	INx	SxA	SxB
1	X <sup>1</sup>	Off	Off
0	0	Off	On
0	1	On	Off

<sup>&</sup>lt;sup>1</sup> X is don't care.




Figure 5. ADG5234 TSSOP Pin Configuration

Table 10. ADG5234 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	IN1	Logic Control Input 1.
2	S1A	Source Terminal 1A. This pin can be an input or an output.
3	D1	Drain Terminal 1. This pin can be an input or an output.
4	S1B	Source Terminal 1B. This pin can be an input or an output.
5	V <sub>SS</sub>	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
6	GND	Ground (0 V) Reference.
7	S2B	Source Terminal 2B. This pin can be an input or an output.
8	D2	Drain Terminal 2. This pin can be an input or an output.
9	S2A	Source Terminal 2A. This pin can be an input or an output.
10	IN2	Logic Control Input 2.
11	IN3	Logic Control Input 3.
12	S3A	Source Terminal 3A. This pin can be an input or an output.
13	D3	Drain Terminal 3. This pin can be an input or an output.
14	S3B	Source Terminal 3B. This pin can be an input or an output.
15	NC	No Connect. This pin is open.
16	$V_{DD}$	Most Positive Power Supply Potential.
17	S4B	Source Terminal 4B. This pin can be an input or an output.
18	D4	Drain Terminal 4. This pin can be an input or an output.
19	S4A	Source Terminal 4A. This pin can be an input or an output.
20	IN4	Logic Control Input 4.

Table 11. ADG5234 Truth Table

INx	SxA	SxB
0	Off	On
1	On	Off

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. On Resistance as a Function of  $V_S$ ,  $V_D$  ( $\pm 20$  V Dual Supply)




Figure 7. On Resistance as a Function of  $V_S$ ,  $V_D$  ( $\pm 15$  V Dual Supply)




Figure 8. On Resistance as a Function of  $V_S$ ,  $V_D$  (12 V Single Supply)




Figure 9. On Resistance as a Function of  $V_S$ ,  $V_D$  (36 V Single Supply)




Figure 10. On Resistance as a Function of  $V_S$  ( $V_D$ ) for Different Temperatures,  $\pm 15$  V Dual Supply




Figure 11. On Resistance as a Function of  $V_S(V_D)$  for Different Temperatures,  $\pm 20 \text{ V Dual Supply}$ 




Figure 12. On Resistance as a Function of  $V_S(V_D)$  for Different Temperatures, 12 V Single Supply




Figure 13. On Resistance as a Function of  $V_S$  ( $V_D$ ) for Different Temperatures, 36 V Single Supply




Figure 14. Leakage Currents as a Function of Temperature, ±15 V Dual Supply




Figure 15. Leakage Currents as a Function of Temperature, ±20 V Dual Supply




Figure 16. Leakage Currents as a Function of Temperature, 12 V Single Supply




Figure 17. Leakage Currents as a Function of Temperature, 36 V Single Supply




Figure 18. Off Isolation vs. Frequency, ±15 V Dual Supply




Figure 19. Crosstalk vs. Frequency, ±15 V Dual Supply




Figure 20. Charge Injection vs. Source Voltage, Source to Drain





Figure 21. ACPSRR vs. Frequency, ±15 V Dual Supply






Figure 23.  $t_{TRANSITION}$  Times vs. Temperature






Figure 24. Capacitance vs. Source Voltage, ±15 V Dual Supply

# **TEST CIRCUITS**








Figure 27. Channel-to-Channel Crosstalk




Figure 28. Off Leakage




Figure 29. Off Isolation




Figure 30. Bandwidth




Figure 31. Switching Timing





Figure 32. Break-Before-Make Delay, t<sub>D</sub>






Figure 34. Charge Injection

### **TERMINOLOGY**

#### $I_{DD}$

IDD represents the positive supply current.

#### Icc

Iss represents the negative supply current.

#### VD, VS

 $V_{\text{D}}$  and  $V_{\text{S}}$  represent the analog voltage on Terminal Dx and Terminal Sx, respectively.

#### Rox

R<sub>ON</sub> is the ohmic resistance between Terminal Dx and Terminal Sx.

#### $\Delta R_{ON}$

 $\Delta R_{\rm ON}$  represents the difference between the  $R_{\rm ON}$  of any two channels.

#### R<sub>FLAT</sub> (ON)

The difference between the maximum and minimum value of on resistance as measured over the specified analog signal range is represented by R<sub>FLAT (ON)</sub>.

#### Is (Off)

Is (Off) is the source leakage current with the switch off.

#### ID (Off)

I<sub>D</sub> (Off) is the drain leakage current with the switch off.

#### $I_D$ (On), $I_S$ (On)

 $I_{\rm D}$  (On) and  $I_{\rm S}$  (On) represent the channel leakage currents with the switch on.

#### $\mathbf{V}_{\text{INL}}$

 $V_{INL}$  is the maximum input voltage for Logic 0.

#### $V_{INH}$

 $V_{\text{INH}}$  is the minimum input voltage for Logic 1.

#### IINL, IINH

 $I_{\text{INL}}$  and  $I_{\text{INH}}$  represent the low and high input currents of the digital inputs.

#### C<sub>D</sub> (Off)

 $C_D$  (Off) represents the off switch drain capacitance, which is measured with reference to ground.

### Cs (Off)

Cs (Off) represents the off switch source capacitance, which is measured with reference to ground.

#### $C_D$ (On), $C_S$ (On)

 $C_D$  (On) and  $C_S$  (On) represent on switch capacitances, which are measured with reference to ground.

#### CIN

C<sub>IN</sub> represents digital input capacitance.

### ton (EN)

 $t_{\rm ON}$  (EN) represents the delay time between the 50% and 90% points of the digital input and switch on condition.

### $t_{OFF}(\overline{EN})$

t<sub>OFF</sub> (EN) represents the delay time between the 50% and 90% points of the digital input and switch off condition.

#### **t**TRANSITION

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

#### tn

 $t_{\rm D}$  represents the off time measured between the 80% point of both switches when switching from one address state to another.

#### Off Isolation

Off isolation is a measure of unwanted signal coupling through an off channel.

#### **Charge Injection**

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

#### Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

#### On Response

On response is the frequency response of the on switch.

#### AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is a measure of the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of the signal on the output to the amplitude of the modulation is the ACPSRR.

### TRENCH ISOLATION

In the ADG5233/ADG5234, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.





Figure 35. Trench Isolation

# **APPLICATIONS INFORMATION**

The ADG52xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, automotive, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off.


The ADG5233/ADG5234 high voltage switches allow single-supply operation from 9 V to 40 V and dual supply operation from  $\pm 9$  V to  $\pm 22$  V.

# **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 36. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters



#### COMPLIANT TO JEDEC STANDARDS MO-153-AC

Figure 37. 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Description	EN Pin	Package Option
ADG5233BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	Yes	RU-16
ADG5233BRUZ-RL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	Yes	RU-16
ADG5234BRUZ	-40°C to +125°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	No	RU-20
ADG5234BRUZ-RL7	-40°C to +125°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	No	RU-20

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

**NOTES** 

**NOTES** 

ΛD	$C_{\alpha}$	22	/A D	<b>G52</b>	101
Aυ	uJZ	เออ	/AU	นปั่	.J4

NOTES



www.analog.com