

# CMOS, $\pm 5$ V/+5 V, 4 $\Omega$ , Single SPDT Switches

ADG619/ADG620

#### **FEATURES**

6.5  $\Omega$  (maximum) on resistance 0.8  $\Omega$  (maximum) on-resistance flatness 2.7 V to 5.5 V single supply  $\pm 2.7$  V to  $\pm 5.5$  V dual supply Rail-to-rail operation 8-lead SOT-23, 8-lead MSOP Typical power consumption (<0.1  $\mu$ W) TTL-/CMOS-compatible inputs

#### **APPLICATIONS**

Automatic test equipment Power routing Communication systems Data acquisition systems Sample-and-hold systems Avionics Relay replacement Battery-powered systems


#### **GENERAL DESCRIPTION**

The ADG619/ADG620 are monolithic, CMOS single-pole double-throw (SPDT) switches. Each switch conducts equally well in both directions when the device is on.

The ADG619/ADG620 offer a low on resistance of 4  $\Omega$ , which is matched to within 0.7  $\Omega$  between channels. These switches also provide low power dissipation, yet result in high switching speeds. The ADG619 exhibits break-before-make switching action, thus preventing momentary shorting when switching channels. The ADG620 exhibits make-before-break action.

The ADG619/ADG620 are available in an 8-lead SOT-23 and an 8-lead MSOP.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PRODUCT HIGHLIGHTS**

- 1. Low on resistance (R<sub>ON</sub>): 4 Ω typical.
- 2. Dual  $\pm 2.7$  V to  $\pm 5.5$  V or single 2.7 V to 5.5 V supplies.
- 3. Low power dissipation.
- Fast t<sub>ON</sub>/t<sub>OFF</sub>.
- 5. Tiny, 8-lead SOT-23 and 8-lead MSOP.

Table 1. Truth Table for the ADG619/ADG620

IN	Switch S1	Switch S2
0	On	Off
1	Off	On

# **TABLE OF CONTENTS**

Features	Absolute Maximum Ratings	6
Applications	ESD Caution	6
Functional Block Diagram 1	Pin Configurations and Function Descriptions	
General Description1	Typical Performance Characteristics	8
Product Highlights	Terminology	10
Revision History	Test Circuits	11
Specifications	Outline Dimensions	13
Dual Supply3	Ordering Guide	14
Single Supply5		
REVISION HISTORY		
3/07—Rev. B to Rev. C		
Changes to Specifications		
1/06—Rev. A to Rev. B		
Changes to R <sub>ON</sub> Values in Table 2		
Updated Outline Dimensions		
Changes to Ordering Guide		
6/03—Rev. 0 to Rev. A.		
Edits to Specifications		
Changes to Ordering Guide		
Updated Outline Dimensions8		

# **SPECIFICATIONS**

### **DUAL SUPPLY**

 $V_{DD}$  = +5 V  $\pm$  10%,  $V_{SS}$  = -5 V  $\pm$  10%, GND = 0 V. All specifications -40°C to +85°C, unless otherwise noted.

Table 2.

	B Version <sup>1</sup>			Test Conditions/Comments	
Parameter	+25°C		Unit		
ANALOG SWITCH					
Analog Signal Range		$V_{SS}$ to $V_{DD}$	V	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$	
On Resistance (Ron)	4		Ωtyp	$V_S = \pm 4.5 \text{ V}, I_{DS} = -10 \text{ mA}; \text{ see Figure 15}$	
	6.5	8.5	Ω max		
$R_{ON}$ Match Between Channels ( $\Delta R_{ON}$ )	0.7		Ωtyp	$V_S = \pm 4.5 \text{ V}, I_{DS} = -10 \text{ mA}$	
	1.1	1.35	Ω max		
On-Resistance Flatness (R <sub>FLAT (ON)</sub> )	0.7	0.8	Ω typ	$V_S = \pm 3.3 \text{ V, } I_{DS} = -10 \text{ mA}$	
	1.35	1.4	Ω max		
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	
Source Off Leakage, I <sub>s</sub> (Off)	±0.01		nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 16}$	
	±0.25	±1	nA max		
Channel On Leakage, ID, Is (On)	±0.01		nA typ	$V_S = V_D = \pm 4.5 \text{ V}$ ; see Figure 17	
-	±0.25	±1	nA max		
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.4	V min		
Input Low Voltage, V <sub>INL</sub>		0.8	V max		
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$	
		±0.1	μA max		
Digital Input Capacitance, C <sub>IN</sub>	2		pF typ		
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ADG619					
ton	80		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
	120	155	ns max	$V_S = 3.3 \text{ V}$ ; see Figure 18	
toff	45		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
	75	90	ns max	V <sub>S</sub> = 3.3 V; see Figure 18	
Break-Before-Make Time Delay, t	40		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
		10	ns min	$V_{S1} = V_{S2} = 3.3 \text{ V}$ ; see Figure 19	
ADG620					
ton	40		ns typ	$R_L = 300 \Omega,  C_L = 35  pF$	
	65	85	ns max	$V_S = 3.3 \text{ V}$ ; see Figure 18	
toff	200		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
	330	400	ns max	$V_S = 3.3 \text{ V}$ ; see Figure 18	
Make-Before-Break Time Delay, t <sub>MBB</sub>	160		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
		10	ns min	$V_S = 0 V$ ; see Figure 20	
Charge Injection	110		pC typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 21	
Off Isolation	-67		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 22	
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 23	
Bandwidth –3 dB	190		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 24	
C <sub>s</sub> (Off)	25		pF typ	f = 1 MHz	
$C_D$ , $C_S$ (On)	95		pF typ	f = 1 MHz	

	B Version <sup>1</sup>				
Parameter	+25°C	-40°C to +85°C	Unit	<b>Test Conditions/Comments</b>	
POWER REQUIREMENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	
$I_{DD}$	0.001		μA typ	Digital inputs = 0 V or 5.5 V	
		1.0	μA max		
I <sub>SS</sub>	0.001		μA typ	Digital inputs = 0 V or 5.5 V	
		1.0	μA max		

 $<sup>^1</sup>$  Temperature range for B version is  $-40^\circ\text{C}$  to  $+85^\circ\text{C}.$   $^2$  Guaranteed by design, not subject to production test.

#### **SINGLE SUPPLY**

 $V_{DD}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V, GND = 0 V. All specifications  $-40^{\circ}$ C to  $+85^{\circ}$ C, unless otherwise noted.

Table 3.

	B Version <sup>1</sup>				
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V <sub>DD</sub>	V	$V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$	
On Resistance (Ron)	7		Ωtyp	$V_S = 0 \text{ V to } 4.5 \text{ V, } I_{DS} = -10 \text{ mA; see Figure } 1.5 \text{ mA; } 1.5 \text$	
	10	12.5	Ω max		
Ron Match Between Channels (ΔRon)	0.8		Ωtyp	$V_S = 0 \text{ V to } 4.5 \text{ V, } I_{DS} = -10 \text{mA}$	
	1.1	1.3	Ω max		
On-Resistance Flatness (R <sub>FLAT (ON)</sub> )	0.5	0.5	Ωtyp	$V_S = 1.5 \text{ V to } 3.3 \text{ V, } I_{DS} = -10 \text{ mA}$	
		1.2	Ω max		
LEAKAGE CURRENTS				$V_{DD} = 5.5 \text{ V}$	
Source Off Leakage, I <sub>s</sub> (Off)	±0.01		nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V}; \text{ see Figure 16}$	
-	±0.25	±1	nA max		
Channel On Leakage, ID, Is (On)	±0.01		nA typ	$V_S = V_D = 1 \text{ V}/4.5 \text{ V}$ ; see Figure 17	
<b>3</b>	±0.25	±1	nA max		
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.4	V min		
Input Low Voltage, V <sub>INL</sub>		0.8	V max		
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005	5.5	μΑ typ	$V_{IN} = V_{INL}$ or $V_{INH}$	
		±0.1	μA max		
Digital Input Capacitance, C <sub>IN</sub>	2		pF typ		
DYNAMIC CHARACTERISTICS <sup>2</sup>			P. 1)P		
ADG619					
ton	120		ns typ	$R_L = 300 \Omega,  C_L = 35 pF$	
CON	220	280	ns max	$V_s = 3.3 \text{ V}$ ; see Figure 18	
toff	50	200	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
COFF	75	110	ns max	$V_s = 3.3 \text{ V}$ ; see Figure 18	
Break-Before-Make Time Delay, t <sub>BBM</sub>	70	1.0	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
break before Make Time belay, topin	70	10	ns min	$V_{S1} = V_{S2} = 3.3 \text{ V}$ ; see Figure 19	
ADG620			113111111	V <sub>31</sub> = V <sub>32</sub> = 3.3 V, See Figure 19	
ton	50		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
ton	85	110	ns max	$V_s = 3.3 \text{ V}$ ; see Figure 18	
toff	210	110	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
COFF	340	420	ns max	$V_s = 3.3 \text{ V}$ ; see Figure 18	
Make-Before-Break Time Delay, t <sub>MBB</sub>	170	420	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
Make-belore-break fiffle Delay, tmbb	170	10		$V_s = 3.3 \text{ V}$ ; see Figure 20	
Charge Injection	6	10	ns min	$V_s = 0.5$ V, see Figure 20 $V_s = 0$ V, $R_s = 0$ $\Omega$ , $C_L = 1$ nF; see Figure 21	
Off Isolation			pC typ dB typ	$V_s = 0.0$ , $V_s = 0.02$ , $C_L = 1$ Hr; see Figure 2 $R_L = 50 \Omega$ , $C_L = 5$ pF, $f = 1$ MHz; see Figure	
Offisolation	-67		ав тур	22	
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 23	
Bandwidth –3 dB	190		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 24	
C <sub>s</sub> (OFF)	25		pF typ	f = 1 MHz	
C <sub>D</sub> , C <sub>s</sub> (ON)	95		pF typ	f = 1 MHz	
POWER REQUIREMENTS			1 7	$V_{DD} = 5.5 \text{ V}$	
I <sub>DD</sub>	0.001		μA typ	Digital inputs = 0 V or 5.5 V	
		1.0	μA max	J	

 $<sup>^1</sup>$  Temperature range for B version is  $-40^\circ\text{C}$  to +85°C.  $^2$  Guaranteed by design, not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 4

1 able 4.					
Parameter	Rating				
V <sub>DD</sub> to V <sub>SS</sub>	13 V				
V <sub>DD</sub> to GND	−0.3 V to +6.5 V				
V <sub>SS</sub> to GND	+0.3 V to -6.5 V				
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$				
Digital Inputs <sup>1</sup>	-0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA (whichever occurs first)				
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle maximum)				
Continuous Current, S or D	50 mA				
Operating Temperature Range					
Industrial (B Version)	−40°C to +85°C				
Storage Temperature Range	−65°C to +150°C				
Junction Temperature	150°C				
MSOP					
$\theta_{JA}$ Thermal Impedance	206°C/W				
$\theta_{\text{JC}}$ Thermal Impedance	44°C/W				
SOT-23					
$\theta_{JA}$ Thermal Impedance	229.6°C/W				
$\theta_{\text{JC}}$ Thermal Impedance	91.99°C/W				
Lead Temperature, Soldering (10 sec)	300°C				
IR Reflow, Peak Temperature	220°C				

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at a time.


#### **ESD CAUTION**




**ESD (electrostatic discharge) sensitive device.**Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





**Table 5. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	D	Drain Terminal. Can be an input or output.
2	S1	Source Terminal. Can be an input or output.
3	GND	Ground (0 V) Reference.
4	$V_{DD}$	Most Positive Power Supply.
5	NC	No Connect. Not internally connected.
6	IN	Logic Control Input.
7	Vss	Most Negative Power Supply. This pin is only used in dual-supply applications and should be tied to ground in single-supply applications.
8	S2	Source Terminal. Can be an input or output.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance vs. VD, Vs (Dual Supply)




Figure 7. On Resistance vs. V<sub>D</sub>, V<sub>S</sub> for Different Temperatures (Single Supply)




Figure 5. On Resistance vs.  $V_D$ ,  $V_S$  (Single Supply)




Figure 8. Leakage Currents vs. Temperature (Dual Supply)




Figure 6. On Resistance vs. V<sub>D</sub>, V<sub>S</sub> for Different Temperatures (Dual Supply)




Figure 9. Leakage Currents vs. Temperature (Single Supply)




Figure 10. Charge Injection vs. Source Voltage




Figure 13. Crosstalk vs. Frequency




Figure 11. ton/toff Times vs. Temperatures




Figure 14. On Response vs. Frequency




Figure 12. Off Isolation vs. Frequency

## **TERMINOLOGY**

 $I_{DD}$ 

Positive supply current.

 $I_{SS}$ 

Negative supply current.

 $\mathbf{R}_{\text{ON}}$ 

Ohmic resistance between D and S terminals.

ΛRox

On resistance match between any two channels.

R<sub>FLAT</sub> (ON)

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

Is (Off)

Source leakage current with the switch off.

 $I_D$ ,  $I_S$  (On)

Channel leakage current with the switch on.

 $V_D, V_S$ 

Analog voltage on Terminal D and Terminal S.

 $V_{\text{INL}}$ 

Maximum input voltage for Logic 0.

 $V_{\text{INH}} \\$ 

Minimum input voltage for Logic 1.

IINL, IINH

Input current of the digital input.

Cs (Off)

Off switch source capacitance.

 $C_D$ ,  $C_S$  (On)

On switch capacitance.

ton

Delay between applying the digital control input and the output switching on.

 $t_{OFF}$ 

Delay between applying the digital control input and the output switching off.

 $t_{
m MBB}$ 

On time is measured between the 80% points of both switches, when switching from one address state to another.

trrn

Off time or on time is measured between the 90% points of both switches, when switching from one address state to another.

**Charge Injection** 

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Crosstalk

A measure of unwanted signal coupled through from one channel to another as a result of parasitic capacitance.

**Off Isolation** 

A measure of unwanted signal coupling through an off switch.


Bandwidth


The frequency response of the on switch.

**Insertion Loss** 

The loss due to the on resistance of the switch.

## **TEST CIRCUITS**









Figure 15. On Resistance

Figure 16. Off Leakage

Figure 17. On Leakage







Figure 18. Switching Times







Figure 19. Break-Before-Make Time Delay, t<sub>BBM</sub> (ADG619 Only)






Figure 20. Make-Before-Break Time Delay, t<sub>MBB</sub> (ADG620 Only)




Figure 21. Charge Injection




Figure 22. Off Isolation




Figure 23. Channel-to-Channel Crosstalk






Figure 24. Bandwidth

# **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 25. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-178-BA

Figure 26. 8-Lead Small Outline Transistor Package [SOT-23] (RJ-8) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding <sup>1</sup>
ADG619BRM	−40°C to +85°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	SVB
ADG619BRM-REEL	−40°C to +85°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	SVB
ADG619BRM-REEL7	-40°C to +85°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	SVB
ADG619BRMZ <sup>2</sup>	-40°C to +85°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	SCC
ADG619BRMZ-REEL <sup>2</sup>	-40°C to +85°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	SCC
ADG619BRMZ-REEL7 <sup>2</sup>	-40°C to +85°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	SCC
ADG619BRT-REEL	-40°C to +85°C	8-Lead Small Outline Transistor Package (SOT-23)	RJ-8	SVB
ADG619BRT-REEL7	-40°C to +85°C	8-Lead Small Outline Transistor Package (SOT-23)	RJ-8	SVB
ADG619BRT-500RL7	-40°C to +85°C	8-Lead Small Outline Transistor Package (SOT-23)	RJ-8	SVB
ADG619BRTZ-REEL <sup>2</sup>	-40°C to +85°C	8-Lead Small Outline Transistor Package (SOT-23)	RJ-8	SCC
ADG619BRTZ-REEL7 <sup>2</sup>	-40°C to +85°C	8-Lead Small Outline Transistor Package (SOT-23)	RJ-8	SCC
ADG619BRTZ-500RL7 <sup>2</sup>	-40°C to +85°C	8-Lead Small Outline Transistor Package (SOT-23)	RJ-8	SCC
ADG620BRM	-40°C to +85°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	SWB
ADG620BRM-REEL	-40°C to +85°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	SWB
ADG620BRM-REEL7	-40°C to +85°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	SWB
ADG620BRMZ <sup>2</sup>	-40°C to +85°C	8-Lead Mini Small Outline Package (MSOP)	RM-8	S21
ADG620BRT-REEL	-40°C to +85°C	8-Lead Small Outline Transistor Package (SOT-23)	RJ-8	SWB
ADG620BRT-REEL7	-40°C to +85°C	8-Lead Small Outline Transistor Package (SOT-23)	RJ-8	SWB
ADG620BRTZ-REEL7 <sup>2</sup>	-40°C to +85°C	8-Lead Small Outline Transistor Package (SOT-23)	RJ-8	S21

 $<sup>^{\</sup>rm 1}$  Branding on SOT-23 and MSOP is limited to three characters due to space constraints.  $^{\rm 2}$  Z = RoHS Compliant Part.

# **NOTES**

ADG619/ADG620		
---------------	--	--

NOTES

