

# 2.5 $\Omega$ , 1.8 V to 5.5 V, $\pm$ 2.5 V Triple/Quad SPDT Switches in Chip Scale Packages

## ADG786/ADG788

#### **FEATURES**

1.8 V to 5.5 V Single Supply  $\pm 2.5$  V Dual Supply 2.5  $\Omega$  On Resistance 0.5  $\Omega$  On Resistance Flatness 100 pA Leakage Currents 19 ns Switching Times Triple SPDT: ADG786 Quad SPDT: ADG788

20-Lead 4 mm imes 4 mm Chip Scale Packages

Low Power Consumption TTL/CMOS-Compatible Inputs

For Functionally-Equivalent Devices in 16-Lead TSSOP

Packages, See ADG733/ADG734

#### **APPLICATIONS**

Data Acquisition Systems Communication Systems Relay Replacement Audio and Video Switching Battery-Powered Systems

#### **GENERAL DESCRIPTION**


The ADG786 and ADG788 are low voltage, CMOS devices comprising three independently selectable SPDT\_(single pole, \_double throw) switches and four independently selectable SPDT switches respectively.

Low power consumption and operating supply range of 1.8 V to 5.5 V and dual  $\pm 2.5$  V make the ADG786 and ADG788 ideal for battery powered, portable instruments and many other applications. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels. An  $\overline{\rm EN}$  input on the ADG786 is used to enable or disable the device. When disabled, all channels are switched OFF.

These multiplexers are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low on resistance, high signal bandwidths and low leakage currents. On resistance is in the region of a few ohms, is closely matched between switches and very flat over the full signal range. These parts can operate equally well in either direction and have an input signal range which extends to the supplies.

The ADG786 and ADG788 are available in small 20-lead chip scale packages.

#### FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC "1" INPUT

#### PRODUCT HIGHLIGHTS

- 1. Small 20-Lead 4 mm × 4 mm Chip Scale Packages (CSP).
- 2. Single/Dual Supply Operation. The ADG786 and ADG788 are fully specified and guaranteed with 3 V  $\pm$  10% and 5 V  $\pm$  10% single supply rails, and  $\pm$ 2.5 V  $\pm$  10% dual supply rails.
- 3. Low On Resistance (2.5  $\Omega$  typical).
- 4. Low Power Consumption (<0.01  $\mu W).$
- 5. Guaranteed Break-Before-Make Switching Action.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# $ADG786/ADG788 - SPECIFICATIONS^{1} \ (\textit{V}_{DD} = 5 \ \textit{V} \ \pm \ 10\%, \ \textit{V}_{SS} = 0 \ \textit{V}, \ \textit{GND} = 0 \ \textit{V}, \ \textit{unless otherwise noted.})$

	B Version -40°C			
Parameter	+25°C	to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V <sub>DD</sub>	V	
On Resistance (R <sub>ON</sub> )	2.5	22	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$
	4.5	5.0	$\Omega$ max	Test Circuit 1
On-Resistance Match between		0.1	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
Channels ( $\Delta R_{ON}$ )		0.4	$\Omega$ max	22. 25
On-Resistance Flatness $(R_{FLAT(ON)})$	0.5		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
(12.11(01.1))		1.2	$\Omega$ max	22. 23
LEAKAGE CURRENTS				$V_{\mathrm{DD}} = 5.5 \mathrm{\ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
_	±0.1	$\pm 0.3$	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.01$		nA typ	$V_D = V_S = 1 \text{ V, or } 4.5 \text{ V;}$
	±0.1	$\pm 0.5$	nA max	Test Circuit 3
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		±0.1	μA max	
C <sub>IN</sub> , Digital Input Capacitance	4		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
$t_{ON}$	19		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		34	ns max	$V_{S1A} = 3 \text{ V}, V_{S1B} = 0 \hat{V}, \text{ Test Circuit 4}$
$t_{ m OFF}$	7		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		12	ns max	$V_S = 3 \text{ V}$ , Test Circuit 4
ADG786 $t_{ON}(\overline{EN})$	20		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		40-	ns max	$V_S = 3 V$ , Test Circuit 5
$\mathrm{t_{OFF}}(\overline{\mathrm{EN}})$	7		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		12	ns max	$V_S = 3 V$ , Test Circuit 5
Break-Before-Make Time Delay, t <sub>D</sub>	13		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		1	ns min	V <sub>S</sub> = 3 V, Test Circuit 6
Charge Injection	±3		pC typ	$V_S = 2 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
Official	70		JD 4	Test Circuit 7
Off Isolation	-72		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 8
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
Chamber to Chamber Crosstant	"		ub typ	Test Circuit 9
-3 dB Bandwidth	160		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 10
$C_S$ (OFF)	11		pF typ 1	f = 1  MHz
$C_D$ , $C_S$ (ON)	34		pF typ	f = 1  MHz
POWER REQUIREMENTS				$V_{\rm DD} = 5.5 \text{ V}$
${ m I}_{ m DD}$	0.001		μA typ	Digital Inputs = 0 V or 5.5 V
		1.0	μA max	

Specifications subject to change without notice.

NOTES <sup>1</sup>Temperature range is as follows: B Version: -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

 $SPECIFICATIONS^{1} \ \, (V_{DD}=3\ V\ \pm\ 10\%,\ V_{SS}=0\ V,\ GND=0\ V,\ unless\ otherwise\ noted.)$ 

	B Version				
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		$0~\mathrm{V}$ to $\mathrm{V}_{\mathrm{DD}}$	V		
On Resistance (R <sub>ON</sub> )	6	DD	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$	
C OIV	11	12	Ω max	Test Circuit 1	
On-Resistance Match between		0.1	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$	
Channels ( $\Delta R_{ON}$ )		0.5	Ω max		
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )		3	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$	
LEAKAGE CURRENTS				$V_{DD} = 3.3 \text{ V}$	
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$	
8 3 ( ,	±0.1	$\pm 0.3$	nA max	Test Circuit 2	
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01		nA typ	$V_S = V_D = 1 \text{ V or } 3 \text{ V};$	
, , , , , , , , , , , , , , , , , , ,	±0.1	$\pm 0.5$	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.0	V min		
Input Low Voltage, V <sub>INL</sub>		0.8	V max		
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$	
		$\pm 0.1$	μA max		
C <sub>IN</sub> , Digital Input Capacitance	4		pF typ		
DYNAMIC CHARACTERISTICS <sup>2</sup>					
$t_{ON}$	28		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$	
0.11		55	ns max	$V_{S1A} = 2 \text{ V}, V_{S1B} = 0 \text{ V}, \text{ Test Circuit 4}$	
$t_{ m OFF}$	9		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$	
		$^{-}16$ $^{-}$	ns max	$V_S = 2 \text{ V}$ , Test Circuit 4	
ADG786 $t_{ON}(\overline{EN})$	29		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$	
		60	ns max	$V_S = 2 V$ , Test Circuit 5	
$\mathrm{t_{OFF}}(\overline{\mathrm{EN}})$	9		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$	
		16	ns max	$V_S = 2 V$ , Test Circuit 5	
Break-Before-Make Time Delay, t <sub>D</sub>	22		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$	
		1	ns min	$V_S = 2 V$ , Test Circuit 6	
Charge Injection	±3		pC typ	$V_S = 1 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$	
0.007			150	Test Circuit 7	
Off Isolation	-72		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;	
Channel-to-Channel Crosstalk	-67		dR tun	Test Circuit 8	
Chainlet-to-Chainlet Crosstalk	-07		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 9	
-3 dB Bandwidth	160		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 10	
C <sub>S</sub> (OFF)	11		pF typ	f = 1 MHz	
$C_D$ , $C_S$ (ON)	34		pF typ	f = 1  MHz	
POWER REQUIREMENTS				$V_{DD} = 3.3 \text{ V}$	
$I_{\mathrm{DD}}$	0.001		μA typ	Digital Inputs = 0 V or 3.3 V	
22		1.0	μA max		

REV. 0 -3-

<sup>&</sup>lt;sup>1</sup>Temperature ranges are as follows: B Version: -40°C to +85°C. <sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# ADG786/ADG788-SPECIFICATIONS<sup>1</sup>

DUAL SUPPLY ( $V_{DD}$  = +2.5 V  $\pm$  10%,  $V_{SS}$  = -2.5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.)

	B Version			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$V_{SS}$ to $V_{DD}$	V	
On Resistance (R <sub>ON</sub> )	2.5	1 22 to 1 DD	Ω typ	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA;
On resistance (ron)	4.5	5.0	$\Omega$ max	Test Circuit 1
On-Resistance Match between	1.0	0.1		$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA
		0.1	Ω typ Ω max	$\mathbf{v}_{S} = \mathbf{v}_{SS}$ to $\mathbf{v}_{DD}$ , $\mathbf{i}_{DS} = \mathbf{i}_{O} \mathbf{i}_{IIA}$
Channels ( $\Delta R_{ON}$ )	0.5	0.4		V V to V I 10 mA
On-Resistance Flatness $(R_{FLAT(ON)})$	0.5	1.0	Ω typ Ω max	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA
		1.2	12 Illax	
LEAKAGE CURRENTS				$V_{\rm DD} = +2.75 \text{ V}, V_{\rm SS} = -2.75 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	$\pm 0.01$		nA typ	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$
	$\pm 0.1$	$\pm 0.3$	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01		nA typ	$V_S = V_D = +2.25 \text{ V/}-1.25 \text{ V}$ , Test Circuit 3
0 2 3	±0.1	$\pm 0.5$	nA max	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		1.7	V min	
Input Low Voltage, V <sub>INL</sub>		0.7	V max	
		0.7	V IIIax	
Input Current	0.005			V V an V
$I_{INL}$ or $I_{INH}$	0.005	10.1	μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
C Digital Input Canacitance	4	$\pm 0.1$	μA max	
C <sub>IN</sub> , Digital Input Capacitance	4		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
$t_{ m ON}$	21		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		35	ns max	$V_{S1A} = 1.5 \text{ V}, V_{S1B} = 0 \text{ V}, \text{ Test Circuit 4}$
$t_{\mathrm{OFF}}$	10		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		- <b>16</b>	ns max	$V_{\bar{S}} = 1.5 \text{ V}$ , Test Circuit 4
$ADG786  t_{ON}(\overline{EN})$	21		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
<u></u>		40	ns max	$V_S = 1.5 \text{ V}$ , Test Circuit 5
$\mathrm{t_{OFF}}(\overline{\overline{\mathrm{EN}}})$	10		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		16	ns max	$V_S = 1.5 \text{ V}$ , Test Circuit 5
Break-Before-Make Time Delay, t <sub>D</sub>	13		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
		1	ns min	$V_S = 1.5 \text{ V}$ , Test Circuit 6
Charge Injection	±5		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
				Test Circuit 7
Off Isolation	-72		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
				Test Circuit 8
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
0.10.0111	100		3.077	Test Circuit 9
-3 dB Bandwidth	160		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 10
$C_{S}$ (OFF)	11		pF typ	f = 1  MHz
$C_D, C_S (ON)$	34		pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{DD} = +2.75 \text{ V}$
$I_{\mathrm{DD}}$	0.001		μA typ	Digital Inputs = 0 V or 2.75 V
20		1.0	μA max	G Para Later Control
$I_{SS}$	0.001		μA typ	$V_{SS} = -2.75 \text{ V}$
-33	0.001	1.0	μA max	Digital Inputs = 0 V or 2.75 V
		1.0	μι iliux	Digital Inpato - 0 v of 2.70 v

<sup>&</sup>lt;sup>1</sup>Temperature range is as follows: B Version: -40°C to +85°C. <sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### 

Storage Temperature Range65°C to +15	o°C
Junction Temperature	60°C
20 Lead CSP, $\theta_{JA}$ Thermal Impedance 32°C	C/W
Lead Temperature, Soldering (10 sec) 30	)0°C
IR Reflow, Peak Temperature 22	20°C

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at A, EN, IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### **CAUTION**


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG786/ADG788 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG786BCP	-40°C to +85°C	Chip Scale Package (CSP)	CP-20
ADG788BCP	-40°C to +85°C	Chip Scale Package (CSP)	CP-20

#### PIN CONFIGURATIONS



EXPOSED PAD TIED TO SUBSTRATE, V<sub>SS</sub>

REV. 0 -5-

Table I. ADG786 Truth Table

<b>A2</b>	A1	A0	EN	ON Switch
$\overline{X}$	X	X	1	None
0	0	0	0	D1-S1A, D2-S2A, D3-S3A
0	0	1	0	D1-S1B, D2-S2A, D3-S3A
0	1	0	0	D1-S1A, D2-S2B, D3-S3A
0	1	1	0	D1-S1B, D2-S2B, D3-S3A
1	0	0	0	D1-S1A, D2-S2A, D3-S3B
1	0	1	0	D1-S1B, D2-S2A, D3-S3B
1	1	0	0	D1-S1A, D2-S2B, D3-S3B
1	1	1	0	D1-S1B, D2-S2B, D3-S3B


**Table II. ADG788 Truth Table** 

Logic	Switch A	Switch B	
0	OFF	ON	
1	ON	OFF	


#### **TERMINOLOGY**

$\overline{ m V_{DD}}$	Most Positive Power Supply Potential
$V_{SS}$	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to ground close to the device.
$I_{\mathrm{DD}}$	Positive Supply Current
$I_{SS}$	Negative Supply Current
GND	Ground (0 V) Reference
S	Source Terminal. May be an input or output
D	Drain Terminal. May be an input or output
IN	Logic Control Input
$V_D(V_S)$	Analog Voltage on Terminals D, S
$R_{ON}$	Ohmic Resistance between D and S
$\Delta R_{ON}$	On Resistance Match between Any Two Channels, i.e., R <sub>ON</sub> max – R <sub>ON</sub> min.
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
I <sub>S</sub> (OFF)	Source Leakage Current with the Switch "OFF"
$I_D$ , $I_S$ (ON)	Channel Leakage Current with the Switch "ON"
$V_{INL}$	Maximum Input Voltage for Logic "0"
$V_{INH}$	Minimum Input Voltage for Logic "1"
$I_{INL}(I_{INH})$	Input Current of the Digital Input
C <sub>S</sub> (OFF)	"OFF" Switch Source Capacitance. Measured with reference to ground.
$C_D$ , $C_S(ON)$	"ON" Switch Capacitance. Measured with reference to ground.
$C_{IN}$	Digital Input Capacitance
$t_{ON}$	Delay time measured between the 50% and 90% points of the digital inputs and the switch "ON" condition.
$t_{\mathrm{OFF}}$	Delay time measured between the 50% and 90% points of the digital input and the switch "OFF" condition.
$t_{ON}(\overline{EN})$	Delay time between the $50\%$ and $90\%$ points of the $\overline{EN}$ digital input and the switch "ON" condition.
$t_{OFF}(\overline{EN})$	Delay time between the $50\%$ and $90\%$ points of the $\overline{\text{EN}}$ digital input and the switch "OFF" condition.
$t_{OPEN}$	"OFF" time measured between the 80% points of both switches when switching from one address state to another.
Charge	A measure of the glitch impulse transferred Injection from the digital input to the analog output during switching.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
On Response	The Frequency Response of the "ON" Switch
Insertion Loss	The Loss Due to the ON Resistance of the Switch.


# Typical Performance Characteristics—ADG786/ADG788




TPC 1. On Resistance as a Function of  $V_D(V_S)$  for Single Supply




TPC 2. On Resistance as a Function of  $V_D(V_S)$  for Dual Supply




TPC 3. On Resistance as a Function of  $V_D(V_S)$  for Different Temperatures, Single Supply




TPC 4. On Resistance as a Function of  $V_D(V_S)$  for Different Temperatures, Single Supply




TPC 5. On Resistance as a Function of  $V_D(V_S)$  for Different Temperatures, Dual Supply




TPC 6. Leakage Currents as a Function of  $V_D(V_S)$ 



TPC 7. Leakage Currents as a Function of  $V_D(V_S)$ 




TPC 8. Leakage Currents as a Function of  $V_D(V_S)$ 




TPC 9. Leakage Currents as a Function of Temperature


REV. 0 -7-




TPC 10. Leakage Currents as a Function of Temperature




TPC 11.  $t_{ON}/t_{OFF}$  Times vs. Temperature




TPC 12. On Response vs. Frequency




TPC 13. Input Current,  $I_{DD}$  vs. Switching Frequency



TPC 14. Off Isolation vs. Frequency




TPC 15. Crosstalk vs. Frequency




TPC 16. Charge Injection vs. Source Voltage

-8- REV. 0


## **Test Circuits**




Test Circuit 1. On Resistance




Test Circuit 2. I<sub>S</sub> (OFF)




Test Circuit 3. I<sub>D</sub> (ON)



Test Circuit 4. Switching Times, t<sub>ON</sub>, t<sub>OFF</sub>




Test Circuit 5. Enable Delay,  $t_{ON}$  ( $\overline{EN}$ ),  $t_{OFF}$  ( $\overline{EN}$ )




Test Circuit 6. Break-Before-Make Delay, t<sub>OPEN</sub>


REV. 0




Test Circuit 7. Charge Injection



Test Circuit 8. OFF Isolation



Test Circuit 9. Channel-to-Channel Crosstalk



Test Circuit 10. Bandwidth

#### Power Supply Sequencing


When using CMOS devices, care must be taken to ensure correct power supply sequencing. Incorrect sequencing can result in the device being subjected to stresses beyond those maximum ratings listed in the data sheet. Digital and analog inputs should be applied to the device after supplies and ground. In dual supply applications, if digital and analog inputs may be applied prior to  $V_{\rm DD}$  and  $V_{\rm SS}$  supplies, the addition of a Schottky diode connected between  $V_{\rm SS}$  and GND will ensure that the device powers on correctly. For single supply applications,  $V_{\rm SS}$  should be tied to GND as close to the device as possible.

-10- REV. 0

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

# 20-Lead Chip Select Package (CP-20)



REV. 0 -11-

-12-