


$0.5 \ \Omega$ CMOS 1.8 V to 5.5 V 2:1 Mux/SPDT Switches

ADG819/ADG820

FEATURES

Low On Resistance 0.8 Ω Max at 125°C 0.25 Ω Max On Resistance Flatness 1.8 V to 5.5 V Single Supply 200 mA Current Carrying Capability Automotive Temperature Range: -40°C to +125°C Rail-to-Rail Operation 6-Lead SOT-23 Package, 8-Lead μ SOIC Package, and 6-Bump MicroCSP (Micro Chip Scale Package) ADG819 Fast Switching Times Typical Power Consumption (<0.01 μ W) TTL-/CMOS-Compatible Inputs Pin Compatible with the ADG719 (ADG819)

FUNCTIONAL BLOCK DIAGRAM



APPLICATIONS Power Routing Battery-Powered Systems Communication Systems Data Acquisition Systems Cellular Phones Modems PCMCIA Cards Hard Drives Relay Replacement

GENERAL DESCRIPTION

The ADG819 and the ADG820 are monolithic, CMOS, SPDT (single-pole, double-throw) switches. These switches are designed on a submicron process that provides low power dissipation yet gives high switching speed, low On resistance, and low leakage currents.

Low power consumption and an operating supply range of 1.8 V to 5.5 V make the ADG819 and ADG820 ideal for battery-powered, portable instruments.

Each switch of the ADG819 and the ADG820 conducts equally well in both directions when on. The ADG819 exhibits breakbefore-make switching action, thus preventing momentary shorting when switching channels. The ADG820 exhibits make-beforebreak action.

The ADG819 and the ADG820 are available in a 6-lead SOT-23 package and an 8-lead μ SOIC package. The ADG819 is also available in a 2 × 3 bump 1.14 mm × 2.18 mm MicroCSP package. This chip occupies only a 1.14 mm × 2.18 mm area, making it the ideal candidate for space-constrained applications.

PRODUCT HIGHLIGHTS

- 1. Very low ON resistance, 0.5Ω typical
- 2. 1.8 V to 5.5 V single-supply operation
- 3. High current carrying capability
- 4. Tiny 6-lead SOT-23 package, 8-lead $\mu SOIC$ package, and 2 \times 3 bump 1.14 mm \times 2.18 mm MicroCSP package (ADG819 only)

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

$\label{eq:adgstyles} ADG819/ADG820 \\ -SPECIFICATIONS^1 \ (v_{\text{dd}} = 5 \ v \ \pm \ 10\%, \ \text{gnd} = 0 \ v.)$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C ²	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 \mathrm{~V}$ to V_{DD}	V	
ON Resistance (R _{ON})	0.5			Ω typ	$V_{S} = 0 V \text{ to } V_{DD}, I_{S} = 100 \text{ mA};$
	0.6	0.7	0.8	Ω max	Test Circuit 1
ON Resistance Match Between					
Channels (ΔR_{ON})	0.06			Ω typ	$V_{S} = 0 V \text{ to } V_{DD}, I_{S} = 100 \text{ mA}$
	0.08	0.1	0.12	Ω max	
ON Resistance Flatness (R _{FLAT(ON)})	0.1			Ω typ	$V_{S} = 0 V \text{ to } V_{DD}, I_{S} = 100 \text{ mA}$
	0.17	0.2	0.25	Ω max	
LEAKAGE CURRENTS					V _{DD} = 5.5 V
Source OFF Leakage I_S (OFF)	±0.01			nA typ	$V_{\rm S} = 4.5 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/4.5 V};$
Source off Leakage is (off)	± 0.01 ± 0.25	±3	± 10	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	± 0.25 ± 0.01	± 2	±10	nA typ	$V_{\rm S} = V_{\rm D} = 1$ V, or $V_{\rm S} = V_{\rm D} = 4.5$ V;
Chamiler Of Cleakage 1D, 15 (Off)	± 0.01 ± 0.25	±3	±25	nA max	Test Circuit 3
DIGITAL INPUTS			2.0	V min	
Input High Voltage, V _{INH}					
Input Low Voltage, V _{INL}			0.8	V max	
Input Current	0.005				$V_{IN} = V_{INL}$ or V_{INH}
I _{INL} or I _{INH}	0.005		+0.1	μA typ	$v_{\rm IN} - v_{\rm INL}$ or $v_{\rm INH}$
C Digital Input Canaditanaa	5		± 0.1	μA max	
C _{IN} , Digital Input Capacitance	5			pF typ	
DYNAMIC CHARACTERISTICS ³					
ADG819					
t _{ON}	35	-		ns typ	$R_{\rm L} = 50 \ \Omega, \ C_{\rm L} = 35 \ \rm pF,$
	45	50	55	ns max	$V_s = 3 V$; Test Circuit 4
t _{OFF}	10	10		ns typ	$R_{\rm L} = 50 \ \Omega, \ C_{\rm L} = 35 \ \rm pF,$
	16	18	21	ns max	$V_s = 3 V$; Test Circuit 4
Break-Before-Make Time Delay, t _{BBM}	5		1	ns typ	$R_{\rm L} = 50 \ \Omega, \ C_{\rm L} = 35 \ \text{pF},$
ADG820			1	ns min	$V_{S1} = V_{S2} = 3 V$; Test Circuit 5
	10			ne tun	$R_{\rm L} = 50 \ \Omega, C_{\rm L} = 35 \ \rm pF,$
t _{on}	18	20	22	ns typ ns max	$V_{s} = 3 V;$ Test Circuit 4
t	26	20	22		$R_L = 50 \Omega$, $C_L = 35 pF$,
t _{OFF}	40	45	50	ns typ ns max	$V_{s} = 3 V;$ Test Circuit 4
Make-Before-Break Time Delay, t _{MBB}	15	-15	50	ns typ	$R_{\rm L} = 50 \ \Omega$, $C_{\rm L} = 35 \ pF$,
Make-Deloie-Dicak Time Delay, t _{MBB}	15		1	ns min	$V_s = 0 V$; Test Circuit 6
Charge Injection	20		1	pC typ	$V_{S} = 0.7$, rest circuit 0 $V_{S} = 2.5 V, R_{S} = 0 \Omega, C_{L} = 1 nF;$
Shurge injection	20			PC UP	Test Circuit 7
Off Isolation	-71			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$;
				·JP	Test Circuit 8
Channel-to-Channel Crosstalk	-72			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$;
				- J I	Test Circuit 10
Bandwidth –3 dB	17			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 9
C _s (OFF)	80			pF typ	f = 1 MHz
$C_{D}, C_{S}(ON)$	300			pF typ	f = 1 MHz
POWER REQUIREMENTS					V _{DD} = 5.5 V
-					Digital Inputs = $0 \text{ V or } 5.5 \text{ V}$
I _{DD}	0.001			μA typ	
		1.0	2.0	µA max	

NOTES

¹Temperature range is as follows: -40° C to $+125^{\circ}$ C. ²ON resistance parameters tested with I_S = 10 mA.

³Guaranteed by design, not subject to production test.

$specifications^{1}(v_{\text{DD}} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ gND} = 0 \text{ V}.)$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C ²	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V_{DD}	V	
ON Resistance (R _{ON})	0.7			Ω typ	$V_{S} = 0 V$ to V_{DD} , $I_{S} = 100 mA$;
	1.4	1.5	1.6	Ω max	Test Circuit 1
ON Resistance Match Between					
Channels (ΔR_{ON})	0.06			Ω typ	$V_{S} = 0 V \text{ to } V_{DD}, I_{S} = 100 \text{ mA}$
		0.13	0.13	Ω max	
ON Resistance Flatness (R _{FLAT(ON)})	0.25	0.15	0.15	Ω typ	$V_{\rm S} = 0 \text{ V to } V_{\rm DD}, I_{\rm S} = 100 \text{ mA}$
LEAKAGE CURRENTS					V _{DD} = 3.6 V
Source OFF Leakage I _S (OFF)	±0.01			nA typ	$V_{\rm DD} = 3.0$ V $V_{\rm S} = 3.3$ V/1 V, $V_{\rm D} = 1$ V/3.3 V;
Source OFT Leakage IS (OFT)	± 0.01 ± 0.25	±3	±10	nA max	Test Circuit 2
Channel ON Leekage I. J. (ON)		± 9	±10		$V_{\rm S} = V_{\rm D} = 1$ V, or $V_{\rm S} = V_{\rm D} = 3.3$ V;
Channel ON Leakage I_D , I_S (ON)	± 0.01	± 2	+ 25	nA typ	
	±0.25	±3	±25	nA max	Test Circuit 3
DIGITAL INPUTS				.	
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current					
I _{INL} or I _{INH}	0.005			μA typ	$V_{IN} = V_{INL}$ or V_{INH}
			± 0.1	μA max	
C _{IN} , Digital Input Capacitance	5			pF typ	
DYNAMIC CHARACTERISTICS ³					
ADG819					
t _{ON}	40			ns typ	$R_L = 50 \Omega, C_L = 35 pF,$
	60	65	70	ns max	$V_s = 1.5 V$; Test Circuit 4
t _{OFF}	10			ns typ	$R_{\rm L} = 50 \ \Omega, C_{\rm L} = 35 \ \rm pF,$
	16	18	21	ns max	$V_s = 1.5 V$; Test Circuit
Break-Before-Make Time Delay, t _{BBM}	40			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF,$
			1	ns min	$V_{S1} = V_{S2} = 1.5$ V; Test Circuit 5
ADG820					01 02 2
t _{ON}	20			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF,$
	35	40	45	ns max	$V_s = 1.5 V$; Test Circuit 4
t _{OFF}	30			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF,$
-011	45	50	55	ns max	$V_s = 1.5 V$; Test Circuit 4
Make-Before-Break Time Delay, t _{MBB}	10			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF,$
			1	ns min	$V_8 = 1.5 V$; Test Circuit 6
Charge Injection	10		-	pC typ	$V_S = 1.5 V$, $R_S = 0 \Omega$, $C_L = 1 nF$; Test Circuit 7
Off Isolation	-71			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$;
Channel-to-Channel Crosstalk	-72			dB typ	Test Circuit 8 $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$;
					Test Circuit 10
Bandwidth –3 dB	17			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 9
C _S (OFF)	80			pF typ	f = 1 MHz
$C_D, C_S(ON)$	300			pF typ	f = 1 MHz
POWER REQUIREMENTS					$V_{DD} = 3.6 V$
T					Digital Inputs = 0 V or 3.6 V
I _{DD}	0.001	1.0	•	μA typ	
		1.0	2.0	μA max	

NOTES

¹Temperature range is as follows: -40° C to $+125^{\circ}$ C.

²ON resistance parameters tested with $I_s = 10$ mA.

³Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$

V_{DD} to GND
30 mA, Whichever Occurs First
Digital Inputs ² -0.3 V to V _{DD} + 0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D 400 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D 200 mA
Operating Temperature Range
Industrial
Automotive $\dots -40^{\circ}$ C to $+125^{\circ}$ C
Storage Temperature Range65°C to +150°C
Junction Temperature 150°C
uSOIC Package
θ_{IA} Thermal Impedance
$\theta_{\rm IC}$ Thermal Impedance
SOT-23 Package (4-Layer Board)
θ_{JA} Thermal Impedance 119°C/W

MicroCSP Package

θ_{IA} Thermal Impedance	TBD
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	235°C
NOTES	

¹ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

² Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

Table I. Truth Table for the ADG819/AI
--

IN	Switch S1	Switch S2	
0	ON	OFF	
1	OFF	ON	

PIN CONFIGURATIONS

6-Lead SOT-23 8-Lead µSOIC 2 × 3 MicroCSP (RT-6) (RM-8) TOP VIEW (BUMPS AT THE BOTTOM) NOT TO SCALE 6 S2 D 1 8 S2 IN 1 ADG819/ S2 IN ADG819/ 7 NC S1 2 <u>(1</u>) 5 D <u>، (</u>وَ) 2 V_{DD} ADG820 ADG820 TOP VIEW 6 IN D V_{DD} GND 3 GND 3 TOP VIEW (Not to Scale) 4 S1 (Not to Scale) , 2ì, ί<u>5</u>, 5 NC V_{DD} 4 S1 (3) GND NC = NO CONNECT **4**, ADG819 ONLY

ORDERING GUIDE

Model Option	Temperature Range	Brand ¹	Package Description	Package
ADG819BRM	-40°C to +125°C	SNB	µSOIC (MicroSmall Outline IC)	RM-8
ADG819BRT	-40°C to +125°C	SNB	SOT-23 (Plastic Surface-Mount)	RT-6 ²
ADG819BCB	-40°C to +85°C	SNB	MicroCSP (Micro Chip Scale Package)	$CB-6^2$
ADG820BRM	-40°C to +125°C	SPB	µSOIC (MicroSmall Outline IC)	RM-8
ADG820BRT	-40°C to +125°C	SPB	SOT-23 (Plastic Surface-Mount)	RT-6 ²

NOTES

¹Branding on these packages is limited to three characters due to space constraints.

²Contact factory for availability.

TERMINOLOGY


V _{DD} GND	Most Positive Power Supply Potential Ground (0 V) Reference
I _{DD}	Positive Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input
R _{ON}	Ohmic Resistance between D and S
ΔR_{ON}	ON Resistance Match between Any Two Channels, i.e., R _{ON} max – R _{ON} min
R _{FLAT(ON)}	Flatness is defined as the difference between the maximum and minimum value of ON resistance as
	measured over the specified analog signal range.
I _S (OFF)	Source Leakage Current with the Switch OFF
$I_D, I_S (ON)$	Channel Leakage Current with the Switch ON
$V_{D}(V_{S})$	Analog Voltage on Terminals D, S
V _{INL}	Maximum Input Voltage for Logic "0"
V _{INH}	Minimum Input Voltage for Logic "1"
$I_{INL}(I_{INH})$	Input Current of the Digital Input
C _S (OFF)	OFF Switch Source Capacitance
$C_D, C_S (ON)$	ON Switch Capacitance
t _{ON}	Delay between applying the digital control input and the output switching ON.
t _{OFF}	Delay between applying the digital control input and the output switching OFF.
t _{BBM}	OFF time or ON time measured between the 90% points of both switches when switching from one address state to another.
t _{MBB}	ON time measured between the 80% points of both switches when switching from one address state to another.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
Crosstalk	A measure of unwanted signal coupled through from one channel to another as a result of parasitic capacitance.
OFF Isolation	A measure of unwanted signal coupling through an OFF switch.
Bandwidth	Frequency at which the output is attenuated by -3 dB.
ON Response	Frequency Response of the ON Switch
Insertion Loss	Loss due to the ON Resistance of the Switch
	1

CAUTION_


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG819/ADG820 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




ADG819/ADG820 – Typical Performance Characteristics




TPC 1. ON Resistance vs. V_D (V_S)




TPC 2. ON Resistance vs. V_D (V_S)




TPC 3. Leakage Currents vs. Temperatures




TPC 4. ON Resistance vs. $V_D(V_S)$ for Different Temperatures




TPC 5. ON Resistance vs. V_D (V_S) for Different Temperatures




TPC 6. t_{ON}/t_{OFF} Times vs. Temperature (ADG819)




TPC 7. Charge Injection vs. Source Voltage




TPC 8. OFF Isolation vs. Frequency



TPC 9. Crosstalk vs. Frequency




TPC 10. ON Response vs. Frequency




TPC 11. Logic Threshold vs. Supply Voltage


Test Circuits




Test Circuit 1. ON Resistance




Test Circuit 2. OFF Leakage




Test Circuit 3. ON Leakage




Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay, t_{BBM} (ADG819 Only)




Test Circuit 6. Make-Before-Break Time Delay, t_{MBB} (ADG820 Only)



Test Circuit 7. Charge Injection




Test Circuit 8. OFF Isolation



INSERTION LOSS = 20 LOG V_{OUT} WITHOUT SWITCH

Test Circuit 9. Bandwidth




Test Circuit 10. Channel-to-Channel Crosstalk

OUTLINE DIMENSIONS



(**RT-6**)

Dimensions shown in inches and (mm)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN