## Simple Sequencers ${ }^{\circledR}$ in 6 -Lead SC70

## FEATURES

Provide programmable time delays between enable signals
Can be cascaded with power modules for multiple supply sequencing
Power supply monitoring from 0.6 V

## Output stages

High voltage (up to 22 V) open-drain output (ADM1085/ADM1087)
Push-pull output (ADM1086/ADM1088)

## Capacitor-adjustable time delays

High voltage (up to 22 V ) enable and $\mathrm{V}_{\text {IN }}$ inputs
Low power consumption ( $15 \mu \mathrm{~A}$ )
Specified over $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range
6-lead SC70 package

## APPLICATIONS

Desktop/notebook computers, servers
Low power portable equipment

## Routers

## Base stations

Line cards
Graphics cards


FUNCTIONAL BLOCK DIAGRAMS


Figure 1.

## GENERAL DESCRIPTION

The ADM1085/ADM1086/ADM1087/ADM1088 are simple sequencing circuits that provide a time delay between the enabling of voltage regulators and/or dc-dc converters at powerup in multiple supply systems. When the output voltage of the first power module reaches a preset threshold, a time delay is initiated before an enable signal allows subsequent regulators to power up. Any number of these devices can be cascaded with regulators to allow sequencing of multiple power supplies.

Threshold levels can be set with a pair of external resistors in a voltage divider configuration. With appropriate resistor values, the threshold can be adjusted to monitor voltages as low as 0.6 V .

The ADM1086 and ADM1088 have push-pull output stages, with active high (ENOUT) and active low ( $\overline{\text { ENOUT }})$ logic outputs, respectively. The ADM1085 has an active-high (ENOUT) logic output; the ADM1087 has an active-low ( $\overline{\text { ENOUT }}$ ) output. Both the ADM1085 and ADM1087 have open-drain output stages that can be pulled up to voltage levels as high as 22 V through an external resistor. This level-shifting property ensures compatibility with enable input logic levels of different regulators and converters.

All four models have a dedicated enable input pin that allows the output signal to the regulator to be controlled externally. This is an active high input (ENIN) for the ADM1085 and ADM1086, and an active low input ( $\overline{\text { ENIN }}$ ) for the ADM1087 and ADM1088.

The Simple Sequencers are specified over the extended $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. With low current consumption of $15 \mu \mathrm{~A}$ (typical) and 6-lead SC70 packaging, the parts are suitable for low-power portable applications.
Table 1. Selection Table

|  |  | Output Stage |  |
| :--- | :--- | :--- | :--- |
| Part No. | Enable Input | ENOUT | ENOUT |
| ADM1085 | ENIN |  | Open-drain |
| ADM1086 | ENIN |  | Push-pull |
| ADM1087 | $\overline{\text { ENIN }}$ | Open-drain |  |
| ADM1088 | $\overline{\text { ENIN }}$ | Push-pull |  |

## ADM1085/ADM1086/ADM1087/ADM1088

## TABLE OF CONTENTS

$\qquad$Applications 1
Functional Block Diagrams. ..... 1
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings .....  4
ESD Caution .....  4
Pin Configuration and Function Descriptions ..... 5
Typical Performance Characteristics ..... 6
Circuit Information .....  .9
Timing Characteristics and Truth Tables ..... 9
Capacitor-Adjustable Delay Circuit .....  9
Open-Drain and Push-Pull Outputs ..... 10
Application Information ..... 11
Sequencing Circuits ..... 11
Dual LOFO Sequencing ..... 13
Simultaneous Enabling ..... 13
Power Good Signal Delays ..... 13
Quad-Supply Power Good Indicator ..... 14
Sequencing with FET Switches ..... 14
Outline Dimensions ..... 15
Ordering Guide ..... 15

## REVISION HISTORY

## 4/06-Rev. 0 to Rev. A <br> Added Lead-Free Models Update Outline Dimensions ...................................................... 15 C. com/ADI Changes to Ordering Guide 15

[^0]
## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=$ full operating range, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.


## ADM1085/ADM1086/ADM1087/ADM1088

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{cc}}$ | -0.3 V to +6 V |
| $\mathrm{~V}_{\mathrm{IN}}$ | -0.3 V to +25 V |
| CEXT | -0.3 V to +6 V |
| ENIN, $\overline{\mathrm{ENIN}}$ | -0.3 V to +25 V |
| ENOUT, $\overline{\text { ENOUT }}$ (ADM1085, ADM1087) | -0.3 V to +25 V |
| ENOUT, $\overline{\text { ENOUT (ADM1086, ADM1088) }}$ | -0.3 V to +6 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ Thermal Impedance, SC70 | $146^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature |  |
| $\quad$ Soldering (10 sec) | $300^{\circ} \mathrm{C}$ |
| $\quad$ Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| $\quad$ Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avojd performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | ENIN, ENIN | Enable Input. Controls the status of the enable output. Active high for ADM1085/ADM1086. Active low for ADM1087/ADM1088. |
| 2 | GND | Ground. |
| 3 | VIN | Input for the Monitored Voltage Signal. Can be biased via a voltage divider resistor network to customize the effective input threshold. Can precisely monitor an analog power supply output signal and detect when it has powered up. The voltage applied at this pin is compared with a 0.6 V on-chip reference. With this reference, digital signals with various logic level thresholds can also be detected. |
| 4 | ENOUT, ENOUT | Enable Output. Asserted when the voltage at $\mathrm{V}_{\mathbb{I N}}$ is above $\mathrm{V}_{\text {TH_RISING }}$ and the time delay has elapsed, provided that the enable input is asserted. Active high for the ADM1085/ADM1086. Active low for the ADM1087/ADM1088. |
| 5 | CEXT | External Capacitor Pin. The capacitance on this pin determines the time delay on the enable output. The delay is seen only when the voltage at $\mathrm{V}_{\text {IN }}$ rises past $\mathrm{V}_{\text {TH_RIIIIG, }}$ and not when it falls below $\mathrm{V}_{\text {TH_FALIING }}$. |
| 6 | V ${ }_{\text {cc }}$ | Power Supply. D E P |

## ADM1085/ADM1086/ADM1087/ADM1088

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. VIN Threshold vs. Temperature


Figure 4. Supply Current vs. Supply Voltage


Figure 5. Supply Current vs. VIN Voltage


Figure 6. VIN Leakage Current vs. VIN Voltage


Figure 7. Vis Leakage Current vs. Vcc Voltage


Figure 8. Output Voltage vs. Output Sink Current


Figure 9. Output Low Voltage vs. Supply Voltage


Figure 10. Vcc Falling Propagation Delay vs. Temperature


Figure 11. Output Fall Time vs. Supply Voltage


Figure 12. ENIN/ $\overline{E N I N}$ Leakage Current vs. ENIN/ $\overline{E N I N}$ Voltage


Figure 13. ENIN/ENIN Leakage Current vs. Vcc Voltage


Figure 14. CEXT Capacitance vs. Timeout Delay

## ADM1085/ADM1086/ADM1087/ADM1088



Figure 15. CEXT Charge Current vs. Temperature



Figure 17. Maximum VIN Transient Duration vs. Comparator Overdrive
C. com/AD

Figure 16. VIN to ENOUT/ENOUT Propagation Delay (CEXT Floating) vs. Temperature

## CIRCUIT INFORMATION

TIMING CHARACTERISTICS AND TRUTH TABLES
The enable outputs of the ADM1085/ADM1086/ADM1087/ ADM1088 are related to the $\mathrm{V}_{\text {IN }}$ and enable inputs by a simple AND function. The enable output is asserted only if the enable input is asserted and the voltage at $\mathrm{V}_{\text {IN }}$ is above $\mathrm{V}_{\text {TH_RIIING, }}$, with the time delay elapsed. Table 5 and Table 6 show the enable output logic states for different $\mathrm{V}_{\text {IN }} /$ enable input combinations when the capacitor delay has elapsed. The timing diagrams in Figure 18 and Figure 19 give a graphical representation of how the ADM1085/ADM1086/ADM1087/ADM1088 enable outputs respond to VIN and enable input signals.
Table 5. ADM1085/ADM1086 Truth Table

| VIn | ENIN | ENOUT |
| :--- | :--- | :--- |
| $<V_{\text {TH_FALIING }}$ | 0 | 0 |
| $<$ VTH_FALING | 1 | 0 |
| $>V_{\text {TH_RIIING }}$ | 0 | 0 |
| $>$ TH_RIIING | 1 | 1 |

Table 6. ADM1087/ADM1088 Truth Table

| VIN | $\overline{\text { ENIN }}$ | $\overline{\text { ENOUT }}$ |
| :--- | :--- | :--- |
| $<\mathrm{V}_{\text {TH_FALLING }}$ | 1 | 1 |
| $<\mathrm{V}_{\text {TH_FALLING }}$ | 0 | 1 |
| $>V_{\text {TH_RIING }}$ | 1 | 1 |
| $>\mathrm{V}_{\text {TH_RIIING }}$ | 0 | 0 |



Figure 18. ADM1085/ADM1086 Timing Diagram


Figure 19. ADM1087/ADM1088 Timing Diagram

When $V_{\text {IN }}$ reaches the upper threshold voltage ( $\mathrm{V}_{\text {Th_RIIIIG }}$ ), an internal circuit generates a delay ( $\mathrm{t}_{\mathrm{EN}}$ ) before the enable output is asserted. If $\mathrm{V}_{\text {IN }}$ drops below the lower threshold voltage ( $\mathrm{V}_{\text {Th_faling }}$ ), the enable output is deasserted immediately.

Similarly, if the enable input is disabled while $\mathrm{V}_{\text {IN }}$ is above the threshold, the enable output deasserts immediately. Unlike $\mathrm{V}_{\mathrm{IN}}$, a low-to-high transition on ENIN (or high-to-low on ENIN) does not yield a time delay on ENOUT ( $\overline{\text { ENOUT }}$ ).

## CAPACITOR-ADJUSTABLE DELAY CIRCUIT

Figure 20 shows the internal circuitry used to generate the time delay on the enable output. A 250 nA current source charges a small internal parasitic capacitance ( $\mathrm{C}_{\mathrm{INT}}$ ). When the capacitor voltage reaches 1.2 V , the enable output is asserted. The time taken for the capacitor to reach 1.2 V , in addition to the propagation delay of the comparator, constitutes the enable timeout, which is typically $35 \mu$ s.

To minimize the delay between $\mathrm{V}_{\text {IN }}$ falling below $\mathrm{V}_{\text {th_faling }}$ and the enable output deasserting, an NMOS transistor is connected in parallel with $\mathrm{C}_{\mathrm{inv}}$. The output of the voltage detector is connected to the gate of this transistor so that, when $\mathrm{V}_{\text {IN }}$ falls below $\mathrm{V}_{\text {TH_faling, }}$, the transistor switches on and $\mathrm{C}_{\text {INT }}$ discharges quickly. $\underbrace{}_{\mathrm{vcc}}$


Figure 20. Capacitor-Adjustable Delay Circuit
Connecting an external capacitor to the CEXT pin delays the rise time-and therefore the enable timeout-further. The relationship between the value of the external capacitor and the resulting timeout is characterized by the following equation:

$$
t_{E N}=\left(C \times 4.8 \times 10^{6}\right)+35 \mu \mathrm{~s}
$$

## ADM1085/ADM1086/ADM1087/ADM1088

## OPEN-DRAIN AND PUSH-PULL OUTPUTS

The ADM1085 and ADM1087 have open-drain output stages that require an external pull-up resistor to provide a logic high voltage level. The geometry of the NMOS transistor enables the output to be pulled up to voltage levels as high as 22 V .


Figure 21. Open-Drain Output Stage

The ADM1086 and ADM1088 have push-pull (CMOS) output stages that require no external components to drive other logic circuits. An internal PMOS pull-up transistor provides the logic high voltage level.


Figure 22. Push-Pull Output Stage

## umw. BDTI C. com/ADI

## APPLICATION INFORMATION

## SEQUENCING CIRCUITS

The ADM1085/ADM1086/ADM1087/ADM1088 are compatible with voltage regulators and dc-to-dc converters that have active high or active low enable or shutdown inputs, with a choice of open-drain or push-pull output stages. Figure 23 to Figure 25 illustrate how each of the ADM1085/ADM1086/ ADM1087/ADM1088 simple sequencers can be used in multiple-supply systems, depending on which regulators are used and which output stage is preferred.

In Figure 23, three ADM1085s are used to sequence four supplies on power-up. Separate capacitors on the CEXT pins determine the time delays between enabling of the $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$, 1.8 V , and 1.2 V supplies. Because the dc-to-dc converters and ADM1085s are connected in a cascade, and the output of any converter is dependent on that of the previous one, an external controller can disable all four supplies simultaneously by disabling the first dc-to-dc converter in the chain.

For power-down sequencing, an external controller dictates when the supplies are switched off by accessing the ENIN inputs individually.



Figure 23. Typical ADM1085 Application Circuit

## ADM1085/ADM1086/ADM1087/ADM1088




Figure 24. Typical ADM1086 Application Circuit


Figure 25. Typical ADM1087 Application Circuit Using ADP3334 Voltage Regulators

## DUAL LOFO SEQUENCING

A power sequencing solution for a portable device, such as a PDA, is shown in Figure 27. This solution requires that the microprocessor power supply turn on before the LCD display turns on, and that the LCD display power-down before the microprocessor powers down. In other words, the last power supply to turn on is the first one to turn off (LOFO).

An RC network connects the battery and the $\overline{\mathrm{SD}}$ input of the ADP3333 voltage regulator. This causes power-up and powerdown transients to appear at the $\overline{\mathrm{SD}}$ input when the battery is connected and disconnected. The 3.3 V microprocessor supply turns on quickly on power-up and turns off slowly on powerdown. This is due to two factors: Capacitor C 1 charges up to 9 V on power-up and charges down from 9 V on power-down, and the $\overline{\mathrm{SD}}$ pin has logic high and logic low input levels of 2 V and 0.4 V .

For the display power sequencing, the ADM1085 is equipped with Capacitor C2 to create the delay between the microprocessor and display power turning on. When the system is powered down, the ADM1085 turns off the display power immediately, while the 3.3 V regulator waits for C 1 to discharge to 0.4 V before switching off.
 example, in a notebook PC application, a dedicated microcomputer asserts a power good signal for North Bridge ${ }^{\text {mw }}$ and South Bridge" ICs. The ADM1086 delays the South Bridge signal, so that itis enabled after the North Bridge.


Figure 29. Power Good Delay

## ADM1085/ADM1086/ADM1087/ADM1088

## QUAD-SUPPLY POWER GOOD INDICATOR

The enable output of the Simple Sequencers is equivalent to an AND function of $V_{\text {IN }}$ and ENIN. ENOUT is high only when the voltage at $V_{\text {IN }}$ is above the threshold and the enable input (ENIN) is high as well. Although ENIN is a digital input, it can tolerate voltages as high as 22 V and can detect if a supply is present. Therefore, a simple sequencer can monitor two supplies and assert what can be interpreted as a power good signal when both supplies are present. The outputs of two ADM1085s can be wire-AND'ed together to make a quadsupply power good indicator.


WW. BDTI C. com/ADI

## OUTLINE DIMENSIONS



Figure 32. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Ordering Quantity | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADM1085AKS-REEL7 | $-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ |  | 6-Lead Thin Shrink Small Outline Transistor Package (SC70) | KS-6 | MOV |
| ADM1085AKSZ-REEL71 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 6-Lead ThînShrink Small Outline Transistor Package (SC70) | KS-6 | M7R |
| ADM1086AKS-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 k | 6-Lead Thin Shrink Small Outline Transistor Package (SC70) | KS-6 | MOW |
| ADM1086AKSZ-REEL71 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 k | 6-Lead Thin Shrink Small Outline Transistor Package (SC70) | KS-6 | M8M |
| ADM1087AKS-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 k | 6-Lead Thin Shrink Small Outline Transistor Package (SC70) | KS-6 | MOX |
| ADM1087AKSZ-REEL71 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 k | 6-Lead Thin Shrink Small Outline Transistor Package (SC70) | KS-6 | M7S |
| ADM1088AKS-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 k | 6-Lead Thin Shrink Small Outline Transistor Package (SC70) | KS-6 | MOY |
| ADM1088AKSZ-REEL71 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3 k | 6-Lead Thin Shrink Small Outline Transistor Package (SC70) | KS-6 | M8N |
| EVAL-ADM1087EB |  |  | Evaluation Board for the ADM1087 device. This board can also be used to evaluate the other devices in the family. Sample can be ordered separately. |  |  |

[^1]
## ADM1085/ADM1086/ADM1087/ADM1088

## NOTES

## wuw. BDTI C. com/ADI


[^0]:    7/04—Revision 0: Initial Version

[^1]:    ${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

