

Atmel AT25128B and AT25256B

SPI Automotive Temperature Serial EEPROMs

128k (16,384 x 8) and 256k (32,768 x 8)

DATASHEET

Features

- Serial Peripheral Interface (SPI) compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
 - Data sheet describes Mode 0 operation
- Medium-voltage and standard-voltage operation
 - $V_{CC} = 2.5V \text{ to } 5.5V$
- Extended temperature range –40°C to 125°C
- 5MHz clock rate
- 64 byte page mode
- Block write protection
 - Protect 1/4, 1/2, or entire array
- Write Protect (WP) pin and Write Disable instructions for both hardware and software data protection
- Self-timed write cycle (5ms max)
- High reliability
 - Endurance: one million write cycles
 - Data retention: 100 years
- 8-lead JEDEC SOIC and 8-lead TSSOP packages

Description


The Atmel® AT25128B/256B provides 131072/262144 bits of Serial Electrically Erasable Programmable Read-Only Memory (EEPROM) organized as 16384/32768 words of eight bits each. The device is optimized for use in many automotive applications where low-power and low-voltage operation are essential. The AT25128B/256B is available in space-saving 8-lead JEDEC SOIC and 8-lead TSSOP packages.

AT25128B/256B is enabled through the Chip Select pin (\overline{CS}) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before write.

Block write protection is enabled by programming the Status Register with one of four blocks of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware data protection is provided via the $\overline{\text{WP}}$ pin to protect against inadvertent write attempts to the Status Register. The $\overline{\text{HOLD}}$ pin may be used to suspend any serial communication without resetting the serial sequence.

Figure 1. Pin Configurations

Pin Name	Function
CS	Chip Select
SCK	Serial Data Clock
SI	Serial Data Input
so	Serial Data Output
GND	Ground
V _{CC}	Power Supply
WP	Write Protect
HOLD	Suspends Serial Input






1. Absolute Maximum Ratings*

Operating Temperature40°C to +125°C
Storage Temperature65°C to +150°C
Voltage on any pin with respect to ground
Maximum Operating Voltage 6.25V
DC Output Current 5.0mA

*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Block Diagram





3. Electrical Characteristics

3.1 Pin Capacitance⁽¹⁾

Applicable at these conditions, unless otherwise noted. $T_A = 25$ °C, f = 1.0MHz, $V_{CC} = +5.0$ V.

Symbol	Test Conditions	Max	Units	Conditions
C _{OUT}	Output Capacitance (SO)	8	pF	V _{OUT} = 0V
C _{IN}	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	V _{IN} = 0V

Note: 1. This parameter is characterized and is not 100% tested.

3.2 DC Characteristics

Applicable over recommended operating range from: $T_A = -40$ °C to +125°C, $V_{CC} = +2.5$ V to +5.5V.

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V _{CC1}	Supply Voltage			2.5		5.5	V
I _{CC1}	Supply Current	V _{CC} = 5.0V at 5MHz, SO = Open, Read				6.0	mA
I _{CC2}	Supply Current	V _{CC} = 5.0V at 1MHz, SO = Open, Read, W	V _{CC} = 5.0V at 1MHz, SO = Open, Read, Write			3.0	mA
I _{CC3}	Supply Current	V _{CC} = 5.0V at 5MHz, SO = Open, Read, W			7.0	mA	
I _{SB1}	Standby Current	$V_{CC} = 2.5V, \overline{CS} = V_{CC}$	V_{CC} = 2.5V, \overline{CS} = V_{CC}			10.0	μΑ
I _{SB2}	Standby Current	$V_{CC} = 5.0V, \overline{CS} = V_{CC}$	$V_{CC} = 5.0V, \overline{CS} = V_{CC}$		2.0	13.0	μΑ
I _{IL}	Input Leakage	V _{IN} = 0V to V _{CC}		-3.0		3.0	μΑ
I _{OL}	Output Leakage	V _{IN} = 0V to V _{CC}		-3.0		3.0	μΑ
V _{IL} ⁽¹⁾	Input Low-voltage			-0.6		V _{CC} x 0.3	V
V _{IH} ⁽¹⁾	Input High-voltage			V _{CC} x 0.7		V _{CC} + 0.5	V
V _{OL1}	Output Low-voltage	I _{OL} = 3.0mA				0.4	V
V _{OH1}	Output High-voltage	$2.5V \le V_{CC} \le 5.5V$	I _{OH} = -1.6mA	V _{CC} - 0.8			V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.



3.3 AC Characteristics

Applicable over recommended operating range from T_A = -40° C to +125°C, V_{CC} = As Specified, CL = 1 TTL Gate and 100pF (unless otherwise noted).

Symbol	Parameter	Voltage	Min	Max	Units
f _{SCK}	SCK Clock Frequency	2.5–5.5	0	5.0	MHz
t _{RI}	Input Rise Time	2.5–5.5		2	μs
t _{FI}	Input Fall Time	2.5–5.5		2	μs
t _{wh}	SCK High Time	2.5–5.5	40		ns
t _{wL}	SCK Low Time	2.5–5.5	40		ns
t _{cs}	CS High Time	2.5–5.5	80		ns
t _{css}	CS Setup Time	2.5–5.5	80		ns
t _{CSH}	CS Hold Time	2.5–5.5	80		ns
t _{su}	Data In Setup Time	2.5–5.5	5		ns
t _H	Data In Hold Time	2.5–5.5	20		ns
t _{HD}	Hold Setup Time	2.5–5.5	40		ns
t _{CD}	Hold Hold Time	2.5–5.5	40		ns
t _v	Output Valid	2.5–5.5	0	40	ns
t _{HO}	Output Hold Time	2.5–5.5	0		ns
t _{LZ}	Hold to Output Low Z	2.5–5.5	0	40	ns
t _{HZ}	Hold to Output High Z	2.5–5.5		80	ns
t _{DIS}	Output Disable Time	2.5–5.5		80	ns
t _{wc}	Write Cycle Time	2.5–5.5		5	ms
Endurance ⁽¹⁾	5.0V, 25°C, Page Mode		1M		Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.



4. Serial Interface Description

Master: The device that generates the serial clock.

Slave: Because the Serial Clock pin (SCK) is always an input, AT25128B/256B always operates as a slave.

Transmitter/Receiver: AT25128B/256B has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

Serial Opcode: After the device is selected with \overline{CS} going low, the first byte will be received. This byte contains the opcode that defines the operations to be performed.

Invalid Opcode: If an invalid opcode is received, no data will be shifted into AT25128B/256B, and the Serial Output pin (SO) will remain in a high impedance state until the falling edge of \overline{CS} is detected again. This will reinitialize the serial communication.


Chip Select: AT25128B/256B is selected when the \overline{CS} pin is low. When the device is not selected, data will not be accepted via the SI pin, and the Serial Output pin (SO) will remain in a high impedance state.

Hold: The $\overline{\text{HOLD}}$ pin is used in conjunction with the $\overline{\text{CS}}$ pin to select AT25128B/256B. When the device is selected and a serial sequence is underway, $\overline{\text{HOLD}}$ can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the $\overline{\text{HOLD}}$ pin must be brought low while the SCK pin is low. To resume serial communication, the $\overline{\text{HOLD}}$ pin is brought high while the SCK pin is low (SCK may still toggle during $\overline{\text{HOLD}}$). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

Write Protect: The Write Protect pin (\overline{WP}) will allow normal read/write operations when held high. When the WP pin is brought low and WPEN bit is one, all write operations to the Status Register are inhibited. \overline{WP} going low while \overline{CS} is still low will interrupt a write to the Status Register. If the internal write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation to the Status Register. The \overline{WP} pin function is blocked when the WPEN bit in the Status Register is zero. This will allow the user to install AT25128B/256B in a system with the \overline{WP} pin tied to ground and still be able to write to the Status Register. All \overline{WP} pin functions are enabled when the WPEN bit is set to one.



Figure 4-1. SPI Serial Interface





5. Functional Description

AT25128B/256B is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of the 6805 and 68HC11 series of microcontrollers.

AT25128B/256B utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 5-1. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low CS transition.

Table 5-1. Instruction Set for the Atmel AT25128B/256B

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Latch
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 X011	Read Data from Memory Array
WRITE	0000 X010	Write Data to Memory Array

Write Enable (WREN): The device will power up in the write disable state when V_{CC} is applied. All programming instructions must therefore be preceded by a Write Enable instruction.

Write Disable (WRDI): To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the $\overline{\text{WP}}$ pin.

Read Status Register (RDSR): The Read Status Register instruction provides access to the Status Register. The Ready/Busy and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the block write protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

Table 5-2. Status Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN	X	X	X	BP1	BP0	WEN	RDY

Table 5-3. Read Status Register Bit Definition

Bit	Definition			
Bit 0 (RDY)	Bit $0 = 0$ (\overline{RDY}) indicates the device is ready.			
Bit 0 (RDT)	Bit 0 = 1 indicates the write cycle is in progress.			
Bit 1 (WEN)	Bit 1= 0 indicates the device is not write-enabled.			
DIL I (VVLIN)	Bit 1 = 1 indicates the device is write-enabled.			
Bit 2 (BP0)	See Table 5-4 on page 9.			
Bit 3 (BP1)	See Table 5-4 on page 9.			
Bits 4 – 6 are zeros when device is not in an internal write cycle.				
Bit 7 (WPEN)	See Table 5-5 on page 9.			

Note: 1. Bits 0 - 7 are ones during the internal write cycle.



Write Status Register (WRSR): The WRSR instruction allows the user to select one of four levels of protection. AT25128B/256B is divided into four array segments. One-quarter, one-half, or all of the memory segments can be protected. Any of the data within any selected segment will therefore be read-only. The block write protection levels and corresponding Status Register control bits are shown in Table 5-4.

Bits BP0, BP1, and WPEN are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN, t_{WC}, RDSR).

Table 5-4. Block Write Protect Bits

		tus er Bits	Array Addres	ses Protected
Level	BP1	BP0	Atmel AT25128B	Atmel AT25256B
0	0	0	None	None
1 (1/4)	0	1	3000 – 3FFF	6000 – 7FFF
2 (1/2)	1	0	2000 – 3FFF	4000 – 7FFF
3 (All)	1	1	0000 – 3FFF	0000 – 7FFF

The WRSR instruction also allows the user to enable or disable the Write Protect (\overline{WP}) pin through the use of the Write Protect Enable (WPEN) bit. Hardware write protection is enabled when the \overline{WP} pin is low and the WPEN bit is one. Hardware write protection is disabled when either the \overline{WP} pin is high or the WPEN bit is zero. When the device is hardware write protected, writes to the Status Register, including the block protect bits and the WPEN bit, and the block-protected sections in the memory array are disabled. Writes are only allowed to sections of the memory that are not block-protected.

Note: When the WPEN bit is hardware write protected, it cannot be changed back to zero as long as the WP pin is held low.

Table 5-5. WPEN Operation

WPEN	WP	WEN	Protected Blocks	Unprotected Blocks	Status Register
0	X	0	Protected	Protected	Protected
0	X	1	Protected	Writeable	Writeable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writeable	Protected
X	High	0	Protected	Protected	Protected
X	High	1	Protected	Writeable	Writeable

Read Sequence (READ): Reading the AT25128B/256B via the Serial Output (SO) pin requires the following sequence. After the \overline{CS} line is pulled low to select a device, the read opcode is transmitted via the SI line followed by the byte address to be read (A15–A0, see Table 5-6). Upon completion, any data on the SI line will be ignored. The data (D7–D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the \overline{CS} line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address, allowing the entire memory to be read in one continuous read cycle.



Write Sequence (WRITE): In order to program the AT25128B/256B, two separate instructions must be executed. First, the device *must be write enabled* via the WREN instruction. Then a Write (WRITE) instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block write protection level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A Write instruction requires the following sequence. After the \overline{CS} line is pulled low to select the device, the WRITE opcode is transmitted via the SI line followed by the byte address (A15–A0) and the data (D7–D0) to be programmed (See Table 5-6). Programming will start after the \overline{CS} pin is brought high. The low-to-high transition of the \overline{CS} pin must occur during the SCK low-time immediately after clocking in the D0 (LSB) data bit.

The Ready/Busy status of the device can be determined by initiating a Read Status Register (RDSR) instruction. If Bit 0 = one, the write cycle is still in progress. If Bit 0 = zero, the write cycle has ended. Only the RDSR instruction is enabled during the write programming cycle.

AT25128B/256B is capable of a 64-byte page write operation. After each byte of data is received, the five low-order address bits are internally incremented by one; the high-order bits of the address will remain constant. If more than 64 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. AT25128B/256B is automatically returned to the write disable state at the completion of a write cycle.

Note:

If the device is not Write Enabled (WREN), the device will ignore the write instruction and will return to the standby state, when \overline{CS} is brought high. A new \overline{CS} falling edge is required to reinitiate the serial communication.

Table 5-6. Address Key

Address	Atmel AT25128B	Atmel AT25256B
AN	A13-A0	A14–A0
Don't Care Bits	A15–A14	A15



6. Timing Diagrams

Figure 6-1. Synchronous Data Timing (for Mode 0)




Figure 6-2. WREN Timing




Figure 6-3. WRDI Timing






Figure 6-4. RDSR Timing




Figure 6-5. WRSR Timing






Figure 6-6. Read Timing




Figure 6-7. Write Timing







Figure 6-8. HOLD Timing




6.1 Power Recommendation

The device internal POR (Power-On Reset) threshold is just below the minimum device operating voltage. Power shall rise monotonically from 0.0Vdc to full V_{CC} in less than 1ms. Hold at full V_{CC} for at least 100 μ s before the first operation. Power shall drop from full V_{CC} to 0.0Vdc in less than 1ms. Power dropping to a non-zero level and then slowly going to zero is *not* recommended. Power shall remain off (0.0Vdc) for 0.5s minimum. Please consult Atmel if your power conditions do not meet the above recommendations.



7. Part Markings

AT25128B and AT25256B: Package Marking Information



Note 1: O designates pin 1

Note 2: Package drawings are not to scale

Catalog Nu	ımber Trunca	tion				
AT25128B				Truncation Code ###: 5DB		
AT25256B				Truncation Code ###: 5EB		
Date Code	s				Voltages	5
Y = Year 2: 2012 3: 2013 4: 2014 5: 2015	6: 2016 7: 2017 8: 2018 9: 2019	M = Month A: January B: February L: Decemb	у	WW = Work Week of Assembly 02: Week 2 04: Week 4 52: Week 52	D:	2.5V min
Country of	Assembly		Lot Nu	ımber	Grade/L	ead Finish Material
@ = Country of Assembly		AAA/	A = Atmel Wafer Lot Number	P:	Automotive/NiPdAu	
Trace Code				Atmel Ti	runcation	
XX = Trace Code (Atmel Lot Numbers Correspond to Code) Example: AA, AB YZ, ZZ				AT: ATM: ATML:	Atmel Atmel Atmel	

4/5/12

Atmel	TITLE	DRAWING NO.	REV.
Package Mark Contact: DL-CSO-Assy_eng@atmel.com	25128-256BAM, AT25128B and AT25256B Automotive Package Marking Information	25128-256BAM	С



8. Ordering Code Information

Atmel Ordering Code	Lead Finish	Package	Voltage	Operation Range	
AT25128B-SSPD-T ⁽¹⁾	NiPdAu	8S1	2.5V to 5.5V	Automotive Temperature (-40°C to 125°C)	
AT25128B-XPD-T ⁽¹⁾	(Lead-free/Halogen-free)	8X	2.57 10 5.57		
AT25256B-SSPD-T ⁽¹⁾	NiPdAu	8S1	2.5V to 5.5V	Automotive Temperature	
AT25256B-XPD-T ⁽¹⁾	(Lead-free/Halogen-free)	8X		(-40°C to 125°C)	

Note: 1. Tape and reel delivery:

SOIC 4k/reel


TSSOP 5k/reel

Package Type		
8S1	8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)	
8X	8-lead 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP)	




9. Packaging Information

9.1 8S1 — 8-lead JEDEC SOIC




TOP VIEW



SIDE VIEW

Notes: This drawing is for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.



END VIEW

COMMON DIMENSIONS (Unit of Measure = mm)


SYMBOL	MIN	NOM	MAX	NOTE
Α	1.35	_	1.75	
A1	0.10	_	0.25	
b	0.31	_	0.51	
С	0.17	_	0.25	
D	4.80	_	5.05	
E1	3.81	_	3.99	
Е	5.79	_	6.20	
е	1.27 BSC			
L	0.40	_	1.27	
Ø	0°	_	8°	


6/22/11

Atmel	TITLE	GPC	DRAWING NO.	REV.
Package Drawing Contact: packagedrawings@atmel.com	8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)	SWB	8S1	G




9.2 8X — 8-lead TSSOP





Side View

- Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.
 - 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15mm (0.006in) per side.
 - 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25mm (0.010in) per side.
 - 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07mm.
 - 5. Dimension D and E1 to be determined at Datum Plane H.



COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	-	-	1.20	
A1	0.05	-	0.15	
A2	0.80	1.00	1.05	
D	2.90	3.00	3.10	2, 5
E	6.40 BSC			
E1	4.30	4.40	4.50	3, 5
b	0.19	_	0.30	4
е		0.65 BSC		
L	0.45	0.60	0.75	
L1	1.00 REF			
С	0.09	-	0.20	

12/8/11

Atmel	TITLE	GPC	DRAWING NO.	REV.
Package Drawing Contact: packagedrawings@atmel.com	8X, 8-lead 4.4mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)	TNR	8X	E



10. Revision History

Doc. Rev.	Date	Comments
8810C	12/2012	Update ordering code tables. Update 8X package drawing.
8810B	08/2012	Remove preliminary status. Update Atmel logos and disclaimer/copy page.
8810A	04/2012	Inital document release.





Atmel Corporation

1600 Technology Drive San Jose, CA 95110 USA

Tel: (+1) (408) 441-0311 **Fax:** (+1) (408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon

Tel: (+852) 2245-6100

HONG KONG

Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus
Parkring 4
D-85748 Garching b. Munich
GERMANY

Tel: (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku

Tokyo 141-0032

JAPAN

Tel: (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2012 Atmel Corporation. All rights reserved. / Rev.: Atmel-8810C-SEEPROM-AT25128B/256B-DATASHEET-12/2012

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.