## feATURES

\author{

- Low Quiescent Current $60 \mu \mathrm{~A}$ in Active Mode <br> $0.1 \mu \mathrm{~A}$ in Shutdown Mode <br> - Low Noise Control Scheme (Switching Frequency <br> Always Stays Above Audible Range for LT3495/-1) <br> - Integrated Power NPN: <br> 650mA Current Limit (LT3495/B) <br> 350mA Current Limit (LT3495-1/B-1) <br> - Integrated Output Disconnect <br> - Integrated Output Dimming <br> - Wide input range: 2.3 V to 16 V <br> - Wide output range : Up to 40 V <br> - Integrated feedback resistor <br> - Tiny 10 -Lead $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN Package
}


## APPLICATIONS

- OLED Power
wuw. BDTI C.
- Low Noise Power
- MP3 Player
$\boldsymbol{\mathcal { Y }}$, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners. *Patent pending.

DESCRIPTIOn

The LT®3495/LT3495B/LT3495-1/LT3495B-1 are low noise boost converters with integrated power switch, feedback resistor and output disconnect circuitry. The parts control power delivery by varying both the peak inductor current and switch off-time. This novel* control scheme results in low output voltage ripple as well as high efficiency over a wide load range. For the LT3495/LT3495-1, the off-time of the switch is not allowed to exceed a fixed level, guaranteeing the switching frequency stays above the audio band for the entire load range. The parts feature a high performance NPN power switch with a 650 mA and 350mA current limit for the LT3495/LT3495B and LT3495-1/LT3495B-1 respectively. The quiescent current is a low $60 \mu \mathrm{~A}$, which is further reduced to $0.1 \mu \mathrm{~A}$ in shutdown. The internal disconnect circuitry allows the output voltage to be isolated from the input during shutdown. An auxiliary reference input (CIR L-pin) overrides the internal 1.235V feedback reference with any lower value allowing full control of the output voltage during operation. The LT3495 series are available in a tiny 10 -lead $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN package.

## TYPICAL APPLICATION

OLED Power Supply from One Li-Ion Cell


Output Voltage Ripple vs Load Current


Efficiency vs Load Current


## absolute maximum ratings

(Note 1)
VCC Voltage ............................................................. 16 V
SW Voltage ............................................................40V
CAP Voltage ............................................................ 40 V
Vout Voltage ............................................................ 40 V
SHDN Voltage .......................................................... 10 V
CTRL Voltage ........................................................... 10 V
FB Voltage..............................................................2.5V
Maximum Junction Temperature........................... $125^{\circ} \mathrm{C}$
Operating Temperature Range (Note 2).. $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Storage Temperature Range.................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## pIn CONFIGURATION



## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
| LT3495EDDB\#PBF | LT3495EDDB\#TRPBF | LDSS | 10-Lead (3mm $\times 2 \mathrm{~mm}$ ) Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3495EDDB-1\#PBF | LT3495EDDB-1\#TRPBF | LDSV | 10-Lead ( $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ ) Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3495BEDDB\#PBF | LT3495BEDDB\#TRPBF | LDST | 10-Lead ( $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ ) Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3495BEDDB-1\#PBF | LT3495BEDDB-1\#TRPBF) LDSW . $\quad 10$-Lead ( $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ ) Plastic DFN $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ <br> parts speciffed with wider operating temperature ranges. formation on non-standard lead based finish parts. |  |  |  |
| Consult LTC Marketing for parts speciffed with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts. |  |  |  |  |
| For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/ |  |  |  |  |

ELECTRICAL CHARACTERIST|CS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=\mathrm{V}_{C C}$, unless otherwise noted. (Note 2)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Operating Voltage |  |  |  | 2.2 | 2.5 | V |
| Maximum Operating Voltage |  |  |  |  | 16 | V |
| FB Voltage | $\mathrm{V}_{\text {CTRL }}=3 \mathrm{~V}$, (Note 3) | $\bullet$ | 1.220 | 1.235 | 1.255 | V |
| FB Voltage Line Regulation |  |  |  | 0.03 |  | \%/V |
| FB Resistor | FB Voltage $=1.235 \mathrm{~V}$ | $\bullet$ | 74.7 | 76 | 77 | k $\Omega$ |
| Quiescent Current | Not Switching |  |  | 60 | 70 | $\mu \mathrm{A}$ |
| Quiescent Current in Shutdown | $V_{\text {SHDN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=3 \mathrm{~V}$ |  |  | 0 | 1 | $\mu \mathrm{A}$ |
| Minimum Switch-Off Time | After Start-Up (Note 4) During Start-Up (Note 4) |  |  | $\begin{aligned} & 200 \\ & 500 \end{aligned}$ |  | ns ns |
| Maximum Switch-Off Time | LT3495/LT3495-1, $\mathrm{V}_{\text {FB }}=1.5 \mathrm{~V}$ | $\bullet$ | 17 | 26 | 35 | $\mu \mathrm{S}$ |
| Maximum Switch-On Time |  |  |  | 10 |  | $\mu \mathrm{S}$ |
| Switch Current Limit | LT3495/LT3495B | $\bullet$ | 550 | 650 | 780 | mA |

## ELECTRICAL CHARACTERIST|CS The • denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=\mathrm{V}_{\mathrm{CC}}$, unless otherwise noted. (Note 2)| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch Current Limit | LT3495-1/LT3495B-1 | $\bullet$ | 275 | 350 | 450 | mA |
| Switch V ${ }_{\text {CESAT }}$ | $\begin{aligned} & \text { LT3495/LT3495B, I ISW }=400 \mathrm{~mA} \\ & \text { LT3495-1/LT3495B-1, } \mathrm{I}_{\mathrm{SW}}=200 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 200 \\ & 125 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Switch Leakage Current | $\mathrm{V}_{\text {SW }}=5 \mathrm{~V}$ |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| PMOS Disconnect Current Limit | After Start-Up <br> During Start-Up |  | $\begin{aligned} & 250 \\ & 110 \end{aligned}$ | $\begin{aligned} & 370 \\ & 150 \end{aligned}$ | $\begin{aligned} & 450 \\ & 190 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| PMOS Disconnect $\mathrm{V}_{\text {CAP }}-\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{~V}_{\text {CAP }}=15 \mathrm{~V}$ |  |  | 150 |  | mV |
| $\mathrm{V}_{\text {CAP }}-\mathrm{V}_{\text {OUT }}$ Clamp Voltage |  |  |  | 8.7 |  | V |
| SHDN Input Voltage High |  |  | 1.5 |  |  | V |
| $\overline{\text { SHDN }}$ Input Voltage Low |  |  |  |  | 0.3 | V |
| $\overline{\text { SHDN }}$ Pin Bias Current | $\begin{aligned} & V_{\overline{S H D N}}=3 \mathrm{~V} \\ & V_{\overline{S H D N}}=0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 5.3 \\ 0 \end{gathered}$ | 8 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| CTRL Pin Bias Current | $\mathrm{V}_{\text {CTRL }}=0.5 \mathrm{~V}$, Current Flows Out of Pin | $\bullet$ |  | 20 | 100 | nA |
| CTRL to FB Offset | $V_{\text {CTRL }}=0.5 \mathrm{~V}$ |  |  | 6 | 14 | mV |
| Maximum Shunt Current | LT3495/LT3495-1, $\mathrm{V}_{\text {FB }}=1.5 \mathrm{~V}$ |  |  | 230 |  | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LT3495/LT3495B/LT3495 $1 / 1 / 43495 B$-1 are guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: Internal reference voltage is determined by finding $\mathrm{V}_{\text {FB }}$ voltage level which causes quiescent current to increase $150 \mu \mathrm{~A}$ above "Not Switching" level.
Note 4: If CTRL is overriding the internat reference, Start-Up mode occurs when $V_{F B}$ is ess then half the voltage ont CTRL. If CTRL is not overriding the internal/reference, Start-Up mode occurs when $V_{F B}$ is less then half the voltage of the internal reference.

## TYPICAL PERFORMANCE CHARACTERISTICS <br> $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted.



TYPICAL PGRFORMARCE CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}$ uness onterise noed.


Quiescent Current vs Temperature




SW Saturation Voltage vs Switch Current (LT3495)


Peak Inductor Current vs Temperature (LT3495)


Quiescent Current - Not Switching


SW Saturation Voltage vs Switch Current (LT3495-1)


Peak Inductor Current vs Temperature (LT3495-1)


## TYPICAL PGRFORMAnCE CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted.







LT3495B-1 Switching Waveform at No Load


LT3495B-1 Switching Waveform at 60 mA


## TYPICAL PGRFORMAOCE CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise noted.



Output Disconnect PMOS Current vs CAP to $\mathrm{V}_{\text {Out }}$ Voltage Difference




## PIn fUnCTIOnS

GND (Pins 1, 2): Ground. Tie directly to local ground plane.
VCC (Pin 3): Input Supply Pin. Must be locally bypassed.

CTRL (Pin 4): Dimming Pin. If not used, tie CTRL to 1.5 V or higher. If in use, drive CTRL below 1.235 V to override the internal reference. See Applications section for more information.

SHDN (Pin 5): Shutdown Pin. Tie to 1.5 V or more to enable chip. Ground to shut down.
FB (Pin 6): Feedback Pin. Minimize the metal trace area to this pin to minimize noise. Reference voltage is 1.235 V . There is an internal 76 k resistor from the FB pinto GND. To
achieve the desired output voltage, choose R1 according to the following formula:

$$
\mathrm{R} 1=76 \cdot\left(\mathrm{~V}_{\text {OUT }} / 1.235-1\right) \mathrm{k} \Omega
$$

$V_{\text {OUT }}$ (Pin 7): Drain of Output Disconnect PMOS. Place a bypass capacitor from this pin to GND. See Applications information.
CAP (Pins 8, 9): Source of Output Disconnect PMOS. Place a bypass capacitor from this pin to GND.

SW (Pin 10): Switch Pin. This is the collector of the internal NPN power switch. Minimize the metal trace area connected to this pin to minimize EMI.
Exposed Pad (Pin 11): Ground. This pin must be soldered to PCB.

## BLOCK DIAGRAM



## LT3495/LT3495B/ <br> LT3495-1/LT3495B-1

## operation

The LT3495 series utilizes a variable peak current, variable off-time control scheme to provide high efficiency over a wide range of output current.

The operation of the part can be better understood by referring to the Block Diagram. The part senses the output voltage by monitoring the voltage on the FB pin. The user sets the desired output voltage by choosing the value of the external top feedback resistor. The parts incorporate a precision 76k bottom feedback resistor. Assuming that output voltage adjustment is not used (CTRL pin is tied to 1.5 V or greater), the internal reference ( $\mathrm{V}_{\mathrm{REF}}=1.235 \mathrm{~V}$ ) sets the voltage at which FB will servo to during regulation.

The Switch Control block senses the output of the amplifier and adjusts the switching frequency as well as other parameters to achieve regulation. During the start-up of the circuit, special precautions are taken to ensure that the inductor current remains under control.

For the LT3495/LT3495-1, the switching frequency is never allowed to fall below approximately 45 kHz , Because of this, a minimum load must be/presednt to prevent the output voltage from drifting too high. For most applications, this minimum load is automatically generated within the part via the Shunt Control block. The level of this current is adaptable, removing itself when not needed to improve efficiency at higher load levels. However when the input
voltage and output voltage are close, the internal shunt current may not be large enough. Under this condition, a minimum output load is required to prevent the output voltage from drifting too high.

For the LT3495B/B-1, the minimum switching frequency feature is disabled and the switching frequency can be as low as zero. As a result, the output voltage will never drift high and no minimum output load is required.
The LT3495 series also has a PMOS output disconnect switch. The PMOS switch is turned on when the part is enabled via the $\overline{S H D N}$ pin. When the parts are in shutdown, the PMOS switch turns off, allowing the $\mathrm{V}_{\text {OUT }}$ node to go to ground. This type of disconnect function is often required in power supplies.
The LT3495 series also sets a maximum switch on time of $10 \mu \mathrm{~s}$. This feature guarantees that the parts can continue to deliver energy to the output even if the input supply impedance becomes so large that the commanded peak switch current is never reached.
Ghedifferencebetweenthe.LT3495/LT3495B and LT3495-1/ LT3495B-1 is the level of the currentlimit. LT3495/LT3495B have a typical peak current limit of 650 mA while the LT3495-1/LT3495B-1 have a typical peak current limit of 350mA. The differences between the LT3495 and LT3495B/ LT3495-1/LT3495B-1 are listed in Table 1.

Table 1. Difference Between LT3495 and LT3495B/LT3495-1/LT3495B-1

| PART | SWITCH CURRENT LIMIT (mA) | MINIMUM SWITCHING FREQUENCY (kHz) | MINIMUM OUTPUT LOAD REQUIREMENT |
| :--- | :---: | :---: | :--- |
| LT3495 | 650 | 45 | Required under certain conditions |
| LT3495B | 650 | 0 | Not Required |
| LT3495-1 | 350 | 45 | Required under certain conditions |
| LT3495B-1 | 350 | 0 | Not Required |

## APPLICATIONS INFORMATION

## Inductor Selection

Several inductors that work well with the LT3495/LT3495B are listed in Table 2 and those for the LT3495-1/LT3495B-1 are listed in Table 3. These tables are not complete, and there are many other manufacturers and devices that can be used. Consult each manufacturer for more detailed information and for their entire selection of related parts, as many different sizes and shapes are available.

Inductors with a value of $3.3 \mu \mathrm{H}$ or higher are recommended for most LT3495 series designs. Inductors with low core losses and small DCR (copper wire resistance) are good choices for LT3495 series applications. For full output power, the inductor should have a saturation current rating higher than the peak inductor current. The peak inductor current can be calculated as:

$$
\mathrm{I}_{\text {PK }}=\mathrm{I}_{\mathrm{LIMIT}}+\frac{\mathrm{V}_{\text {IN }} \cdot 200 \cdot 10^{-9}}{\mathrm{~L}} \mathrm{amps}
$$

where $\mathrm{I}_{\text {LIMIT }}$ is 0.65 A and 0.35 A for LT3495/LT3495B and LT3495-1/LT3495B-1 respectively/L is the inductance value in Henrys and $\mathrm{V}_{\text {IN }}$ is the input voltage to the boost circuit.

Table 2. Recommended Inductors for LT3495/LT3495B

| PART | L <br> $(\mu \mathrm{H})$ | DCR <br> $(\mathrm{m} \Omega)$ | SIZE $(\mathbf{m m})$ | VENDOR |
| :--- | :---: | :---: | :---: | :--- |
| LPS4018-103ML | 10 | 200 | $4.4 \times 4.4 \times 1.7$ | Coilcraft |
| MSS5131-103MLC | 10 | 83 | $5.1 \times 5.1 \times 3.1$ | www.coilcraft.com |
| LPS3015-472MLC | 4.7 | 200 | $3.0 \times 3.0 \times 1.5$ |  |
| LPS3015-682MLC | 6.8 | 300 | $3.0 \times 3.0 \times 1.5$ |  |
| LQH43CN4R7M03 | 4.7 | 150 | $4.5 \times 3.2 \times 2.8$ | Murata <br> www.murata.com |
| CR32-6R8 | 6.8 | 202 | $4.1 \times 3.7 \times 3.0$ | Sumida <br> www.sumida.com |
| 744031004 | 4.7 | 105 | $3.8 \times 3.8 \times 1.7$ | Wurth Elektronik <br> www.weonline.com |

## Capacitor Selection

The small size and low ESR of ceramic capacitors makes them suitable for most LT3495 series applications. X5R and X7R types are recommended because they retain their capacitance over wider voltage and temperature ranges than other types such as Y 5 V or Z 5 U . A $4.7 \mu \mathrm{~F}$
input capacitor and a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ output capacitor are sufficient for most applications. Always use a capacitor with a sufficient voltage rating. Many capacitors rated at $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$, particularly 0603 case sizes, have greatly reduced capacitance when bias voltages are applied. Be sure to check actual capacitance at the desired output voltage. Generally a 0805 or 1206 size capacitor will be adequate. A $2.2 \mu \mathrm{~F}$ capacitor placed on the CAP node is recommended to filter the inductor current while a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ capacitor placed on the $\mathrm{V}_{\text {Out }}$ node will give excellent transient response and stability. Table 4 shows a list of several capacitor manufacturers. Consult the manufacturers for more detailed information and for their entire selection of related parts.

Table 3. Recommended Inductors for LT3495-1/LT3495B-1

| PART | $\begin{gathered} \mathrm{L} \\ (\mu \mathrm{H}) \end{gathered}$ | $\begin{gathered} \hline \text { DCR } \\ (\mathrm{m} \Omega) \end{gathered}$ | SIZE (mm) | VENDOR |
| :---: | :---: | :---: | :---: | :---: |
| LP04815-472MLC | 4.7 | 150 | $4.8 \times 4.8 \times 1.5$ | Coilcraft www.coilcraft.com |
| LP04815-682MLC | 6.8 | 180 | $4.8 \times 4.8 \times 1.5$ |  |
| LP04815-103MLC | 10 | 230 | $4.8 \times 4.8 \times 1.5$ |  |
| LPS3008-472MLLC | 4.7 | 350 | $3.0 \times 3.0 \times 0.8$ |  |
| EPS3008-682MLC | 6.8 | 500 | $3.0 \times 3.0 \times 0.8$ |  |
| LPS3008-103MLC | 10 | 650 | $3.0 \times 3.0 \times 0.8$ |  |
| LQH32CN4R7M53 | 4.7 | 150 | $3.2 \times 2.5 \times 1.6$ | Murata |
| LQH32CN100K33 | 10 | 300 | $3.2 \times 2.5 \times 2.0$ | www.murata.com |
| CDH28D09/S-6R2 | 6.2 | 369 | $3.3 \times 3.0 \times 1.0$ | Sumida www.sumida.com |
| 744030004 | 4.7 | 290 | $3.5 \times 3.3 \times 1.0$ | Wurth Elektronik www.weonline.com |

Table 4. Recommended Ceramic Capacitor Manufacturers

| MANUFACTURER | PHONE | WEBSITE |
| :--- | :--- | :--- |
| Taiyo Yuden | $(408) 573-4150$ | www.t-yuden.com |
| AVX | $(843) 448-9411$ | www.avxcorp.com |
| Murata | $(814) 237-1431$ | www.murata.com |
| Kemet | $(408) 986-0424$ | www.kemet.com |
| TDK | $(847) 803-6100$ | www.tdk.com |

## Diode Selection

Schottky diodes, with their low forward voltage drops and fast switching speeds, are recommended for use with the LT3495 series. The Diodes Inc. B0540WS-7 is a very good choice. This diode is rated to handle an average forward current of 0.5 A with 40 V reverse breakdown.

## APPLICATIONS InFORMATION

Setting Output Voltage and the Auxiliary Reference Input

The LT3495 series is equipped with both an internal 1.235 V reference and an auxiliary reference input. This allows the user to select between using the built-in reference and supplying an external reference voltage. The voltage at the CTRL pin can be adjusted while the chip is operating to alter the output voltage for purposes such as display dimming or contrast adjustment. To use the internal 1.235 V reference, the CTRL pin must be held higher than 1.5 V . When the CTRL pin is held between 0 V and 1.235 V , the parts will regulate the output such that the FB pin voltage is nearly equal to the CTRL pin voltage. At CTRL voltages close to 1.235 V , a soft transition occurs between the CTRL pin and the internal reference. Figure 1 shows this behavior.

To set the maximum output voltage, select the values of R1 according to the following equation:

When CTRL is used to override the internal reference, the output voltage can be lowered from the maximum value down to nearly the input voltage level. If the voltage source driving the CTRL pin is located at a distance to the LT3495, a small $0.1 \mu \mathrm{~F}$ capacitor may be needed to bypass the pin locally.


Figure 1. CTRL to FB Transier Curve

## Choosing a Feedback Node

The single feedback resistor may be connected to the $V_{\text {OUT }}$ pin or to the CAP pin (see Figure 2). Regulating the $V_{\text {OUT }}$ pin eliminates the output offset resulting from the voltage drop across the output disconnect PMOS. Regulating the CAP pin does not compensate for the voltage drop across the output disconnect, resulting in an output voltage $\mathrm{V}_{\text {OUT }}$ that is slightly lower than the voltage set by the resistor divider. Under most conditions, it is advised that the feedback resistor be tied to the $\mathrm{V}_{\text {OUT }}$ pin.

## Connecting the Load to the CAP Node

The efficiency of the converter can be improved by connecting the load to the CAP pin instead of the $\mathrm{V}_{\text {OUt }}$ pin. The power loss in the PMOS disconnect circuit is then made negligible. By connecting the feedback resistor to the $\mathrm{V}_{\text {OUT }}$ pin, no quiescent current will be consumed in the feedback resistor string during shutdown since the PMOS transistor will be open (see Figure 3). The disadvantage of this method is that the CAP mode cannot go to ground during shutdown, but will be limited to around a diode drop below $\mathrm{V}_{\mathrm{Cc}}$. Loads connected to the part should only sink current. Never force external power supplies onto the CAP or $V_{\text {OUt }}$ pins.


Figure 2. Feedback Connection Using the CAP Pin or the VOUT Pin


Figure 3. Improved Efficiency Connection

## APPLICATIONS INFORMATION

## Maximum Output Load Current

The maximum output current of a particular LT3495 series circuit is a function of several circuit variables. The following method can be helpful in predicting the maximum load current for a given circuit:

Step 1: Calculate the peak inductor current:

$$
\mathrm{I}_{\mathrm{PK}}=\mathrm{I}_{\mathrm{LIMIT}}+\frac{\mathrm{V}_{\mathrm{IN}} \cdot 200 \cdot 10^{-9}}{\mathrm{~L}} \mathrm{amps}
$$

where $\mathrm{I}_{\text {LIMIT }}$ is 0.65 A and 0.35 A for LT3495/LT3495B and LT3495-1/LT3495B-1 respectively. L is the inductance value in Henrys and $\mathrm{V}_{\text {IN }}$ is the input voltage to the boost circuit.

Step 2: Calculate the inductor ripple current:

$$
\mathrm{I}_{\text {RIPPLE }}=\frac{\left(\mathrm{V}_{\text {OUT }}+1-\mathrm{V}_{\text {IN }}\right) \cdot 200 \cdot 10^{-9}}{\mathrm{~L}} \mathrm{amps}
$$

where $\mathrm{V}_{\text {OUT }}$ is the desired output voltage, If the inductor ripple current is greater that/the peak cyrrent, then the circuit will only operate in discontinuous conduction mode. The inductorvalue should be increased so that $\left.\right|_{\text {RIPPLE }}<l_{\text {PK }}$. An application circuit can be designed to operate only in discontinuous mode, but the output current capability will be reduced.

Step 3: Calculate the average input current:

$$
I_{I_{N(A V G)}}=I_{\text {PK }}-\frac{I_{\text {RIPPLE }}}{2} \mathrm{amps}
$$

Step 4: Calculate the nominal output current:

$$
\mathrm{I}_{\mathrm{OUT}(\mathrm{NOM})}=\frac{\mathrm{I}_{\text {IN(AVG })} \bullet \mathrm{V}_{\text {IN }} \bullet 0.8}{\mathrm{~V}_{\text {OUT }}} \mathrm{amps}
$$

Step 5: Derate output current:

$$
\mathrm{I}_{\text {OUT }}=\mathrm{I}_{\text {OUT }(\mathrm{NOM})} \bullet 0.8 \mathrm{amps}
$$

For low output voltages the output current capability will be increased. When using output disconnect (load current taken from $\mathrm{V}_{\text {OUT }}$ ), these higher currents will cause the drop in the PMOS switch to be higher resulting in reduced output current capability than those predicted by the preceding equations.

## Inrush Current

When $\mathrm{V}_{\text {CC }}$ is stepped from ground to the operating voltage while the output capacitor is discharged, a higher level of inrush currentmay flow through the inductor and Schottky diode into the output capacitor. Conditions that increase inrush current include a larger more abrupt voltage step at $V_{I N}$, a larger output capacitor tied to the CAP pin and an inductor with a low saturation current. While the chip is designed to handle such events, the inrush current should not be allowed to exceed 1.5A. For circuits that use output capacitor values within the recommended range and have input voltages of less than 5 V , inrush current remains low, posing no hazard to the device. In cases where there are large steps at $\mathrm{V}_{\text {CC }}$ (more than 5 V ) and/or a large capacitor is used at the CAP pin, inrush current should be measured to ensure safe operation.

## Soft-Start

By connecting the $\overline{\text { SHDN }}$ and CTRL pins as shown in Figure 4 using an RC filten at the CTRL pin to limit the start-up durrent, the $\top 3495$ is able to achieve soft-start. The small bias current of the CTRL pin allows using a small capacitor for a large RC time constant. The softstart waveform is shown in Figure 5. The soft-start time


Figure 4. Soft-Start Circuitry


Figure 5. Soft-Start Waveform

## APPLICATIONS INFORMATION

can be set by the value of $\mathrm{R}_{\text {CTRL }}$ and $\mathrm{C}_{\text {CTRL. }}$. The following expression can be used to design the soft-start time:

$$
\mathrm{T}_{\text {START-UP }}=\mathrm{R}_{\mathrm{CTRL}} \cdot \mathrm{C}_{\mathrm{CTRL}} \cdot \ln \left(\frac{\mathrm{~V}_{\overline{\mathrm{SHDN}}}}{\mathrm{~V}_{\overline{\mathrm{SHDN}}}-1.235}\right)
$$

where $\mathrm{V}_{\overline{\mathrm{SHDN}}}$ is the voltage at $\overline{\mathrm{SHDN}}$ pin when the part is enabled. To ensure soft-start will work, the initial voltage at CTRL pin when the part is enabled should be close to OV . The soft-start may not work if this initial condition is not satisfied.

## Output Disconnect

The LT3495 series has an output disconnect PMOS that blocks the load from the input during shutdown. During normal operation, the maximum currentthrough the PMOS is limited by circuitry inside the chip. When the CAP and $V_{\text {OUT }}$ voltage difference is more than 8.7 V (typ), the current through the PMOS is no longer limited, and can be much higher. As a result, forcing 8.7V or higher voltage from the CAP to the Vout pins (cah damage the PMOS. In cases when the CAP voltage is high and/or a large capacitor is used at the CAP pin, shorting $\mathrm{V}_{\text {OUT }}$ to GND can cause large PMOS currents to flow. Under this condition, the PMOS peak current should be kept at less than 1A.

Also be aware of the thermal dissipation in the PMOS at all times. In addition, if the input voltage is more than 8 V , the PMOS will turn on during shutdown, resulting in the output voltage no longer being blocked from the input. Under this condition, the output voltage will be about 8 V lower than the input voltage.

## Board Layout Considerations

As with all switching regulators, careful attention must be paid to the PCB board layout and component placement. To maximize efficiency, switch rise and fall times are made as short as possible. To prevent electromagnetic interference (EMI) problems, proper layout of the high frequency switching path is essential. The voltage signal of the SW pin has sharp rising and falling edges. Minimize the length and area of all traces connected to the SW pin and always use a ground plane under the switching regulator to minimize interplane coupling. In addition, the FB pin feeds into the internal error amplifier and is sensitive to noise. Minimizing the length and area of all traces to this pins recommended. Connect the feedback resistor R1 directly from the $\mathrm{V}_{\text {OUT }}$ pin to the FB pin and keep the trace as shortas possible. Recommended component placement is shown in Figure 6.


Figure 6. Recommended Board Layout

## TYPICAL APPLICATIONS




Figure 7. One Li-Ion Cell Input Boost Converter with the LT3495


C1: $4.7 \mu \mathrm{~F}, 6.3 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}, 0603$
C2: $2.2 \mu \mathrm{~F}, 25 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}, 0805$
C3: 1 1 F , 25V, X5R, 0603
D1: DIODES INC. B0540WS-7
L1: SUMIDA CR32-6R8

Efficiency vs Load Current


Figure 8. One Li-Ion Cell Input Boost Converter with the LT3495B

| LT3495/LT3495B Maximum Output Current vs Output Voltage |  |  |
| :---: | :---: | :---: |
| $\mathbf{V}_{\text {OUT }}$ | R1 VALUE REQUIRED <br> (M) $\mathbf{)}$ ) | MAXIMUM OUTPUT <br> CURRENT AT 3V INPUT (mA) |
| 40 | 2.37 | 26 |
| 35 | 2.05 | 31 |
| 30 | 1.78 | 37 |
| 25 | 1.47 | 43 |
| 20 | 1.15 | 57 |
| 15 | 0.845 | 74 |
| 10 | 0.536 | 120 |
| 5 | 0.232 | 250 |

## TYPICAL APPLICATIONS



Efficiency vs Load Current



Figure 9. One Li-Ion Cell Input Boost Converter with the LT3495-1/LT3495B-1

LT3495-1/LT3495B-1 Maximum Output Current vs Output Voltage

| $\mathbf{V}_{\text {OUT }}$ | R1 VALUE REQUIRED <br> $(\mathbf{M} \boldsymbol{\Omega})$ | MAXIMUM OUTPUT <br> CURRENT AT 3V INPUT (mA) |
| :---: | :---: | :---: |
| 40 | 2.37 | 12 |
| 35 | 2.05 | 15 |
| M30 | 1.78 | 18 |
| 25 | 1.47 | 21 |
| 20 | 1.15 | 28 |
| 15 | 0.845 | 36 |
| 10 | 0.536 | 63 |
| 5 | 0.232 | 120 |

5V to 12V, 130mA Boost Converter


C1: 4.7 $4 \mathrm{~F}, 6.3 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}, 0603$
C2: $2.2 \mu \mathrm{~F}, 25 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}, 0805$
C3: 10 1 F, 25V, X5R, 1206
D1: DIODES INC. B0540WS-7
L1: COILCRAFT LPS4018-103MLB

Efficiency vs Load Current


## TYPICAL APPLICATIONS

Wide Input Range SEPIC Converter with 5V Output


Efficiency vs Load Current


## PACKAGE DESCRIPTION

DDB Package
WUW.
10-Lead Plastic DFN ( $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ ) $B$ (Reterence LTC DWG (0.0-08-1722 Rev Ø)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS

## NOTE:

1. DRAWING CONFORMS TO VERSION (WECD-1) IN JEDEC PACKAGE OUTLINE M0-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## LT3495/LT3495B/ <br> LT3495-1/LT3495B-1

## TYPICAL APPLICATION





## RELATED PARTS



