

LTM4603/LTM4603-1

6A DC/DC µModule with PLL, Output Tracking and Margining

FEATURES DESCRIPTIO ^U

The LTM®4603 is a complete 6A step-down switch mode DC/DC power supply with onboard switching controller, MOSFETs, inductor and all support components. The uModule™ is housed in a small surface mount 15mm \times 15 mm \times 2.8mm LGA package. Operating over an input voltage range of 4.5 to 20V, the LTM4603 supports an output voltage range of 0.6V to 5V as well as output voltage tracking and margining. The high efficiency design delivers 6A continuous current (8A peak). Only bulk input and output capacitors are needed to complete the design.

The low profile (2.8mm) and light weight (1.73g) package easily mounts on the unused space on the back side of PC boards for high density point of load regulation. The µModule can be synchronized with an external clock for reducing undesirable frequency harmonics and allows $\frac{1}{2}$ $\frac{1}{2}$

A high switching frequency and adaptive on-time current mode architecture deliver a very fast transient response to line and load changes without sacrificing stability. An onboard remote sense amplifier can be used to accurately regulate an output voltage independent of load current. The onboard remote sense amplifier is not available in the LTM4603-1. The LTM4603/LTM4603-1 are pin compatible with the 12A LTM4601/LTM4601-1.

 \sqrt{J} , LT, LTC, LTM and PolyPhase are registered trademarks of Linear Technology Corporation. uModule is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

- **Complete Switch Mode Power Supply**
- **Wide Input Voltage Range: 4.5V to 20V**
- **6A DC Typical, 8A Peak Output Current**
- **0.6V to 5V Output Voltage**
- **Output Voltage Tracking and Margining**
- **Remote Sensing for Precision Regulation (LTM4603 Only)**
- **Typical Operating Frequency: 1MHz**
- **PLL Frequency Synchronization**
- **1.5% Requiation**
- **Current Foldback Protection (Disabled at Start-Up)**
- Pin Compatible with the LTM4601
- Pb-Free (e4) RoHS Compliant Package with Gold Finish Pads
- Ultrafast Transient Response
- Current Mode Control
- Up to 93% Efficiency at 5VMX3.3V_{OUT}
■ Programmable Soft-Start
- Programmable Soft-Start
- Output Overvoltage Protection
- Small Footprint, Low Profile (15mm \times 15mm \times 2.8mm) Surface Mount LGA Package

APPLICATIONS

- Telecom and Networking Equipment
- Servers
- Industrial Equipment
- Point of Load Regulation

TYPICAL APPLICATION

1.5V/6A Power Supply with 4.5V to 20V Input

4603f

1

(Note 1)

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

The ● **denotes the specifi cations which apply over the –40°C to 85°C** temperature range, otherwise specifications are at T_A = 25°C, V_{IN} = 12V. Per typical application (front page) configuration. **ELECTRICAL CHARACTERISTICS**

The ● **denotes the specifi cations which apply over the –40°C to 85°C ELECTRICAL CHARACTERISTICS**

temperature range, otherwise specifications are at T_A = 25°C, V_{IN} = 12V. Per typical application (front page) configuration.

The ● **denotes the specifi cations which apply over the –40°C to 85°C ELECTRICAL CHARACTERISTICS**

temperature range, otherwise specifications are at T_A = 25°C, V_{IN} = 12V. Per typical application (front page) configuration.

 $\Delta V_{FB(HYS)}$ PGOOD Hysteresis $\vert V_{FB}$ Returning \vert 1.5 3 \vert % V_{PGL} PGOOD Low Voltage DRT FegoD = 5mA \sim T NT AD 0.15 0.4 V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTM4603E/LTM4603-4 are guaranteed to meet performance

Sixted under Absolute Maximum Ratings → **Note 2:** The LTM4603E/LTM4603-4 are guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4603E/LTM4603-1 are guaranteed and tested over the –40°C to 85°C temperature range.

Note 3: Remote sense amplifier recommended for ≤3.3V output. **Note 4:** 100% tested at wafer level only.

TYPICAL PERFOR A CE CHARACTERISTICS U W (See Figure 18 for all curves)

5

TYPICAL PERFORMANCE CHARACTERISTICS (See Figure 18 for all curves)

PIN FUNCTIONS (See Package Description for Pin Assignment)

V_{IN} (Bank 1): Power Input Pins. Apply input voltage between these pins and PGND pins. Recommend placing input decoupling capacitance directly between V_{IN} pins and PGND pins.

V_{OUT} (Bank 3): Power Output Pins. Apply output load between these pins and PGND pins. Recommend placing output decoupling capacitance directly between these pins and PGND pins. Review the figure below.

PGND (Bank 2): Power ground pins for both input and output returns.

V_{OSNS} (Pin M12): (–) Input to the Remote Sense Amplifier. This pin connects to the ground remote sense point. The remote sense amplifier is used for $V_{\text{OUT}} \leq 3.3V$.

NC1 (Pin M12): No Connect on the LTM4603-1.

V_{OSNS}⁺ (Pin J12): (+) Input to the Remote Sense Amplifier. This pin connects to the output remote sense point. The remote sense amplifier is used for $V_{\text{OUT}} \leq 3.3V$.

NC2 (Pin J12): No Connect on the LTM4603-1. **NC2 (PIN J12):** No Connect on the LTM4603-1
DIFFV_{OUT} (Pin K12): Output of the Remote Sense Ampli-
TM4603s each requires an ind fier. This pin connects to the V_{OUT} LCL pin.

NC3 (Pin K12): No Connect on the LTM4603-1.

DRV_{CC} (Pin E12): This pin normally connects to INTV_{CC} for powering the internal MOSFET drivers. This pin can be biased up to 6V from an external supply with about 50mA capability, or an external circuit shown in Figure 16. This improves efficiency at the higher input voltages by reducing power dissipation in the modules.

INTV_{CC} (Pin A7): This pin is for additional decoupling of the 5V internal regulator.

PLLIN (Pin A8): External Clock Synchronization Input to the Phase Detector. This pin is internally terminated to SGND with a 50k resistor. Apply a clock above 2V and below $INTV_{CC}$. See Applications Information.

TRACK/SS (Pin A9): Output Voltage Tracking and Soft-Start Pin. When the module is configured as a master output, then a soft-start capacitor is placed on this pin to ground to control the master ramp rate. A soft-start capacitor can be used for soft-start turn on as a stand alone regulator. Slave operation is performed by putting a resistor divider from the master output to the ground, and connecting the center point of the divider to this pin. See Applications Information.

MPGM (Pin A12): Programmable Margining Input. A resistor from this pin to ground sets a current that is equal to 1.18V/R. This current multiplied by 10kΩ will equal a value in millivolts that is a percentage of the 0.6V reference voltage. See Applications Information. To parallel LTM4603s, each requires an individual MPGM resistor. Do not tie MPGM pins together.

f_{SET} (Pin B12): Frequency Set Internally to 1MHz. An external resistor can be placed from this pin to ground to increase frequency. This pin can be decoupled with a 1000pF capacitor. See Applications Information for frequency adjustment.

VFB (Pin F12): The Negative Input of the Error Amplifier. Internally, this pin is connected to $V_{\text{OUT-IC}}$ with a 60.4k precision resistor. Different output voltages can be

7

PIN FUNCTIONS (See Package Description for Pin Assignment)

programmed with an additional resistor between V_{FB} and SGND pins. See Applications Information.

MARG0 (Pin C12): This pin is the LSB logic input for the margining function. Together with the MARG1 pin will determine if margin high, margin low or no margin state is applied. The pin has an internal pull-down resistor of 50k. See Applications Information.

MARG1 (Pin D12): This pin is the MSB logic input for the margining function. Together with the MARG0 pin will determine if margin high, margin low or no margin state is applied. The pin has an internal pull-down resistor of 50k. See Applications Information.

SGND (Pin H12): Signal Ground. This pin connects to PGND at output capacitor point.

COMP (Pin A11): Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. The voltage ranges from 0V to 2.4V with 0.7V corresponding to zero sense voltage (zero current).

PGOOD (Pin G12): Output Voltage Power Good Indicator. Open-drain logic output that is pulled to ground when the output voltage is not within $\pm 10\%$ of the regulation point, after a 25µs power bad mask timer expires.

RUN (Pin A10): Run Control Pin. A voltage above 1.9V will turn on the module, and when below 1.9V, will turn off the module. A programmable UVLO function can be accomplished with a resistor from V_{IN} to this pin that has a 5.1V zener to ground. Maximum pin voltage is 5V.

V_{OUT LCL} (Pin L12): V_{OUT} connects directly to this pin to bypass the remote sense amplifier, or DIFFV $_{\text{OUT}}$ connects to this pin when remote sense amplifier is used. $V_{\text{OUT-ICL}}$ can be connected to V_{OUT} on the LTM4603-1. V_{OUT} is internally connected to V_{OUTLCL} through 50 Ω in the LTM4603-1.

Figure 1. Simplified LTM4603/LTM4603-1 Block Diagram

DECOUPLING REQUIREMENTS T_A = 25°C, V_{IN} = 12V. Use Figure 1 configuration.

OPERATION

Power Module Description

The LTM4603 is a standalone nonisolated switching mode DC/DC power supply. It can deliver up to 6A of DC output current with few external input and output capacitors. This module provides precisely regulated output voltage programmable via one external resistor from $0.6V_{DC}$ to $5.0V_{DC}$ over a 4.5V to 20V wide input voltage. The typical application schematic is shown in Figure 18.

The LTM4603 has an integrated constant on-time current mode regulator, ultralow $R_{DS(ON)}$ FETs with fast switching speed and integrated Schottky diodes. The typical switching speed and integrated Schottky diodes. The typical switching rower loss in the internat linearre
frequency is 1MHz at full load. With current mode control rule at the higher input voltage **f** and internal feedback loop compensation, the LTM4603 module has sufficient stability margins and good transient performance under a wide range of operating conditions and with a wide range of output capacitors, even all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limit. Besides, foldback current limiting is provided in an overcurrent condition while V_{FB} drops. Internal overvoltage and undervoltage comparators pull the open-drain PGOOD output low if the output feedback voltage exits a $\pm 10\%$ window around the regulation point. Furthermore, in an overvoltage condition, internal top FET Q1 is turned off and bottom FET Q2 is turned on and held on until the overvoltage condition clears.

Pulling the RUN pin below 1V forces the controller into its shutdown state, turning off both Q1 and Q2. At low load current, the module works in continuous current mode by default to achieve minimum output voltage ripple.

When DRV_{CC} pin is connected to INTV_{CC} an integrated 5V linear regulator powers the internal gate drivers. If a 5V external bias supply is applied on the DRV $_{\text{CC}}$ pin, then an efficiency improvement will occur due to the reduced power loss in the internal linear regulator. This is especially true at the higher input voltage range.

The LTM4603 has a very accurate differential remote sense amplifier with very low offset. This provides for very accurate remote sense voltage measurement. The MPGM pin, MARG0 pin and MARG1 pin are used to support voltage margining, where the percentage of margin is programmed by the MPGM pin, and the MARG0 and MARG1 select margining.

The PLLIN pin provides frequency synchronization of the device to an external clock. The TRACK/SS pin is used for power supply tracking and soft-start programming.

The typical LTM4603 application circuit is shown in Figure 18. External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 2 for specific external capacitor requirements for a particular application.

V_{IN} to V_{OUT} Step-Down Ratios

There are restrictions in the maximum V_{IN} and V_{OUT} step down ratio that can be achieved for a given input voltage. These constraints are shown in the Typical Performance Characteristics curves labeled V_{IN} to V_{OUT} Step-Down Ratio. Note that additional thermal derating may apply. See the Thermal Considerations and Output Current Derating section of this data sheet.

Output Voltage Programming and Margining

The PWM controller has an internal 0.6V reference voltage. As shown in the Block Diagram, a 1M and a 60.4k 0.5% internal feedback resistor connects V_{OUT} and FB pins together. The $V_{\text{OUT-IC}}$ pin is connected between the 1M together. The V_{OUT_LCL} pin is connected between the 1M ance DC source. Input dapacitors
and the 60.4k resistor. The **WV resistor is used to protect** adjacent to the module. In Figu against an output overvoltage condition if the V_{OUT} LCL pin is not connected to the output, or if the remote sense amplifier output is not connected to $V_{\text{OUT-LCL}}$. The output voltage will default to 0.6V. Adding a resistor R_{SET} from the FB pin to SGND pin programs the output voltage:

$$
V_{OUT} = 0.6V \frac{60.4k + R_{SET}}{R_{SET}}
$$

The MPGM pin programs a current that when multiplied by an internal 10k resistor sets up the 0.6V reference \pm offset for margining. A 1.18V reference divided by the RPGM resistor on the MPGM pin programs the current. Calculate V_{OUT(MARGIN)}:

$$
V_{OUT(MARGIN)} = \frac{\%V_{OUT}}{100} \cdot V_{OUT}
$$

where % V_{OUT} is the percentage of V_{OUT} you want to margin, and $V_{\text{OUT(MARGIN)}}$ is the margin quantity in volts:

$$
R_{PGM} = \frac{V_{OUT}}{0.6V} \cdot \frac{1.18V}{V_{OUT(MARGIN)}} \cdot 10k
$$

where RPGM is the resistor value to place on the MPGM pin to ground.

The output margining will be \pm margining of the value. This is controlled by the MARG0 and MARG1 pins. See the truth table below:

Input Capacitors

LTM4603 module should be connected to a low AC impedance DC source. Input dapacitors are required to be placed adjacent to the module. In Figure 18, the 10µF ceramic input capacitors are selected for their ability to handle the large RMS current into the converter. An input bulk capacitor of 100µF is optional. This 100µF capacitor is only needed if the input source impedance is compromised by long inductive leads or traces.

For a buck converter, the switching duty-cycle can be estimated as:

$$
D = \frac{V_{OUT}}{V_{IN}}
$$

Without considering the inductor current ripple, the RMS current of the input capacitor can be estimated as:

$$
I_{\text{CIN(RMS)}} = \frac{I_{\text{OUT(MAX)}}}{\eta\%} \cdot \sqrt{D \cdot (1 - D)}
$$

In the above equation, η % is the estimated efficiency of the power module. C_{IN} can be a switcher-rated electrolytic aluminum capacitor, OS-CON capacitor or high volume ceramic capacitor. Note the capacitor ripple current ratings are often based on temperature and hours of life. This makes it advisable to properly derate the input capacitor,

APPLICATIO S I FOR ATIO U W U U

or choose a capacitor rated at a higher temperature than required. Always contact the capacitor manufacturer for derating requirements.

In Figure 18, the 10µF ceramic capacitors are together used as a high frequency input decoupling capacitor. In a typical 6A output application, two very low ESR, X5R or X7R, 10µF ceramic capacitors are recommended. These decoupling capacitors should be placed directly adjacent to the module input pins in the PCB layout to minimize the trace inductance and high frequency AC noise. Each 10µF ceramic is typically good for 2A to 3A of RMS ripple current. Refer to your ceramics capacitor catalog for the RMS current ratings.

Multiphase operation with multiple LTM4603 devices in parallel will lower the effective input RMS ripple current due to the interleaving operation of the regulators. Application Note 77 provides a detailed explanation. Refer to Figure 2 for the input capacitor ripple current requirement as a function of the number of phases. The figure provides a ratio of RMS ripple current to DC load current as a function of duty cycle and the number of paralleled phases. Pick the corresponding duty cycle and the number of phases to arrive at the correct ripple current value. For example, the 2-phase parallel LTM4603 design provides 10A at 2.5V output from a 12V input. The duty cycle is DC = 2.5V/12V $= 0.21$. The 2-phase curve has a ratio of ~ 0.25 for a duty cycle of 0.21. This 0.25 ratio of RMS ripple current to a DC load current of 10A equals ~2.5A of input RMS ripple current for the external input capacitors.

0.6 0.5 RMS INPUT RIPPLE CURRENT RMS INPUT RIPPLE CURRENT 1-PHASE DC LOAD CURRENT DC LOAD CURRENT 0.4 2-PHASE 3-PHASE 4-PHASE 0.3 6-PHASE 0.2 0.1 Y 0 1 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 DUTY FACTOR (V_{OUT}/V_{IN}) 4603 F02

Figure 2. Normalized Input RMS Ripple Current vs Duty Factor for One to Six Modules (Phases)

Output Capacitors

The LTM4603 is designed for low output voltage ripple. The bulk output capacitors defined as C_{OUT} are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. C_{OUT} can be a low ESR tantalum capacitor, a low ESR polymer capacitor or a ceramic capacitor. The typical capacitance is 200µF if all ceramic output capacitors are used. Additional output filtering may be required by the system designer, if further reduction of output ripple or dynamic transient spike is required. Table 2 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 2.5A/µs transient. The table optimizes total equivalent ESR and total bulk capacitance to maximize transient performance.

Multiphase operation with multiple LTM4603 devices in parallel will lower the effective output ripple current due to the interleaving operation of the regulators. For example, each LTM4603's inductor current of a 12V to 2.5V asso. The right provides a rane and amplic, each Erm 1999 sindicated carrent or a 12 v to 2.0 v
DC load current as a function of condition and pe read from the "Inductor Ripple
er of paralleled phases. Pick the versus Duty versus Duty Cycle" (Figure 3). The large ripple current at low duty cycle and high output voltage can be reduced by adding an external resistor from f_{SFT} to ground which increases the frequency. If we choose the duty cycle of $DC = 2.5V/12V = 0.21$, the inductor ripple current for $2.5V$ output at 21% duty cycle is ~2.5A in Figure 3.

Figure 3. Inductor Ripple Current vs Duty Cycle

Figure 4. Normalized Output Ripple Current vs Duty Cycle, DIr = V₀T/L₁

Figure 4 provides a ratio of peak-to-peak output ripple current to the inductor current as a function of duty cycle and the number of paralleled phases. Pick the corresponding duty cycle and the number of phases to arrive at the correct output ripple current ratio value. If a 2-phase operation is chosen at a duty cycle of 21%, then 0.6 is the ratio. This 0.6 ratio of output ripple current to inductor ripple of 2.5A equals 1.5A of effective output ripple current. Refer to Application Note 77 for a detailed explanation of output ripple current reduction as a function of paralleled phases.

The output voltage ripple has two components that are related to the amount of bulk capacitance and effective series resistance (ESR) of the output bulk capacitance. Therefore, the output voltage ripple can be calulated with the known effective output ripple current. The equation: $\Delta V_{\text{OUT(P-P)}} \approx (\Delta I_1/(8 \cdot \hat{f} \cdot m \cdot C_{\text{OUT}}) + \text{ESR} \cdot \Delta I_1)$, where f is frequency and m is the number of parallel phases. This calclation process can be easily fulfilled using our Excel tool (refer to??).

Fault Conditions: Current Limit and Overcurrent Foldback

The LTM4603 has a current mode controller, which inherently limits the cycle-by-cycle inductor current not only in steady-state operation, but also in transient.

To further limit current in the event of an overload condition, the LTM4603 provides foldback current limiting. If the output voltage falls by more than 50%, then the maximum output current is progressively lowered to about one sixth of its full current limit value.

Soft-Start and Tracking

The TRACK/SS pin provides a means to either soft-start the regulator or track it to a different power supply. A capacitor on this pin will program the ramp rate of the output voltage. A 1.4µA current source will charge up the external soft-start capacitor to 80% of the 0.6V internal voltage reference minus any margin delta. This will control

the ramp of the internal reference and the output voltage. The total soft-start time can be calculated as:

$$
t_{SOFFSTART} = 0.8V \cdot (0.6V - V_{OUT(MARGIN)}) \cdot \frac{C_{SS}}{1.5\mu\text{A}}
$$

When the RUN pin falls below 1.5V, then the SS pin is reset to allow for proper soft-start control when the regulator is enabled again. Current foldback and force continuous mode are disabled during the soft-start process. The soft-start function can also be used to control the output ramp up time, so that another regulator can be easily tracked to it.

Output Voltage Tracking

Output voltage tracking can be programmed externally using the TRACK/SS pin. The output can be tracked up and down with another regulator. The master regulator's output is divided down with an external resistor divider that is the same as the slave regulator's feedback divider. Figure 5 shows an example of coincident tracking. Ratiometric shows an example of coincident tracking. Ratiometric linis pin is the external comper
modes of tracking can be achieved by selecting different (has already been internally comp resistor values to change the output tracking ratio. The master output must be greater than the slave output for the tracking to work. Figure 6 shows the coincident output tracking characteristics.

Run Enable

The RUN pin is used to enable the power module. The pin has an internal 5.1V zener to ground. The pin can be driven with a logic input not to exceed 5V.

The RUN pin can also be used as an undervoltage lock out (UVLO) function by connecting a resistor divider from the input supply to the RUN pin:

$$
V_{UVLO} = \frac{R1 + R2}{R2} \cdot 1.5V
$$

Power Good

The PGOOD pin is an open-drain pin that can be used to monitor valid output voltage regulation. This pin monitors $a \pm 10$ % window around the regulation point and tracks with margining.

COMP Pin

This pin is the external compensation pin. The module has already been internally compensated for most output voltages. Table 2 is provided for most application requirements. A spice model will be provided for other control loop optimization.

PLLIN

The power module has a phase-locked loop comprised of an internal voltage controlled oscillator and a phase detector. This allows the internal top MOSFET turn-on to be locked

APPLICATIO S I FOR ATIO U W U U

to the rising edge of the external clock. The frequency range is ±30% around the operating frequency of 1MHz. A pulse detection circuit is used to detect a clock on the PLLIN pin to turn on the phase lock loop. The pulse width of the clock has to be at least 400ns and 2V in amplitude. During the start-up of the regulator, the phase-lock loop function is disabled.

INTV_{CC} and DRV_{CC} Connection

An internal low dropout regulator produces an internal 5V supply that powers the control circuitry and DRV_{CC} for driving the internal power MOSFETs. Therefore, if the system does not have a 5V power rail, the LTM4603 can be directly powered by Vin. The gate driver current through the LDO is about 20mA. The internal LDO power dissipation can be calculated as:

 $P_{LDO-LOS} = 20mA \cdot (V_{IN} - 5V)$

The LTM4603 also provides the external gate driver voltage pin DRV_{CC}. If there is a 5V rail in the system, it is age pin Driv_{CC}. If there is a 5V rail in the system, it is
recommended to connect DRV_{CC} pin to the external 5V equivalent θ_{JA} for the noted contractors
rail. This is especially true for higher input voltages. Do rail. This is especially true for higher input voltages. Do not apply more than 6V to the DRV $_{CC}$ pin. A 5V output can be used to power the DRV $_{\text{CC}}$ pin with an external circuit as shown in Figure 16.

Parallel Operation of the Module

The LTM4603 device is an inherently current mode controlled device. Parallel modules will have very good current sharing. This will balance the thermals on the design. The voltage feedback equation changes with the variable η as modules are paralleled:

$$
V_{OUT} = 0.6V \frac{60.4k}{n} + R_{FB}
$$

η is the number of paralleled modules.

Thermal Considerations and Output Current Derating

The power loss curves in Figures 7 and 8 can be used in coordination with the load current derating curves in Figures 9 to 12, and Figures 13 to 14 for calculating an approximate θ_{JA} for the module with various heat sinking methods. Thermal models are derived from several temperature measurements at the bench and thermal modeling analysis. Thermal Application Note 103 provides a detailed explanation of the analysis for the thermal models and the derating curves. Tables 3 and 4 provide a summary of the equivalent Θ T_A for the noted conditions. These equivalent θ _{JA} parameters are correlated to the measured values, and are improved with air flow. The case temperature is maintained at 100°C or below for the derating curves. This allows for 4W maximum power dissipation in the total module with top and bottom heatsinking, and 2W power dissipation through the top of the module with an approximate θ _{JC} between 6°C/W to 9°C/W. This equates to a total of 124°C at the junction of the device.

Figure 13. No Heat Sink Figure 14. BGA Heat Sink

15

Table 2. Output Voltage Response Versus Component Matrix (Refer to Figure 18)

STARTED BY A LITTLE ARE

Table 3. 1.5V Output

Table 4. 3.3V Output

Safety Considerations

The LTM4603 modules do not provide isolation from V_{IN} to V_{OUT} . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

Layout Checklist/Example

The high integration of LTM4603 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current path, including V_{IN} , PGND and V_{OUT} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V_{IN} , PGND and V_{OUT} pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on pads.
- If vias are placed onto the pads, the the vias must be capped.
- Interstitial via placement can also be used if necessary.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to PGND underneath the unit.

Figure 15 gives a good example of the recommended layout.

Frequency Adjustment

The LTM4603 is designed to typically operate at 1MHz across most input conditions. The f_{SFT} pin is typically left open or decoupled with an optional 1000pF capacitor. The switching frequency has been optimized for maintaining constant output ripple noise over most operating ranges. The 1MHz switching frequency and the 400ns minimum off time can limit operation at higher duty cycles like 5V to 3.3V, and produce excessi<u>ve</u> inductor ripple currents for lower duty cycle applications like 20V to 5V. The 5V and 3.3V drop out curves are modified by adding an external resistor on the f_{SFT} pin to allow for lower input voltage operation, or higher input voltage operation. www.BDITC. 3.3V and produce excessive ind
Convertible control to contract the control of the
The control of the control of the control of the control of the contr

Figure 15. Recommended Layout

Example for 5V Output

 LTM4603 minimum on-time = 100ns; $t_{ON} = ((4.8 \cdot 10 \text{p})/I_{fSET})$

LTM4603 minimum off-time = 400ns; $t_{OFF} = t - t_{ON}$, where $t = 1/F$ requency

Duty Cycle = t_{ON}/t or V_{OUT}/V_{IN}

Equations for setting frequency:

 $I_{fSET} = (V_{IN}/(3 \cdot R_{fSET}))$, for 20V operation, $I_{SET} = 201 \mu A$, ton $= ((4.8 \cdot 10pF)/I_{fSET})$, $t_{ON} = 239$ ns, where the internal R $_{fSET}$ is 33.2k. Frequency = $(V_{\text{OUT}}/(V_{\text{IN}} \cdot t_{\text{ON}}))$ = (5V/(20 \cdot 239ns)) ~ 1MHz. The inductor ripple current begins to get high at the higher input voltages due to a larger voltage across the inductor. This is noted in the "Typical Inductor Ripple Current verses Duty Cycle graph" at ~4.5A at 25% duty cycle. The inductor ripple current can be lowered at the higher input voltages by adding an external resistor from $f_{\rm SFT}$ to ground to increase the switching frequency. A 3A ripple current is chosen, and the total peak current is equal to 1/2 of the 3A ripple current plus the output current. The 5V output current is limited to 5A, so total peak current is less than 6.5A. This is below the 7A peak specified value. A 150k resistor is placed from f_{SFT} to ground, and the parallel combination of 150 k and 33.2k equates to 27.2k. The I_{fSFT} calculation with 27.2k and 20V input voltage equals 245 μ A. This equates to a t_{ON} of 196ns. This will increase the switching frequency from 1MHz to ~1.28MHz for the 20V to 5V conversion. The minimum on time is above 100ns at 20V input. Since the switching frequency is approximately constant over input and output conditions, then the lower input voltage range is limited to 10V for the 1.28MHz operation due to the 400ns minimum off time. Equation: $t_{ON} = (V_{OUT}/V_{IN})$ • (1/Frequency) equates to a 382ns on time, and a 400ns off time. The "V_{IN} to V_{OUT} Step Ratio Curve" reflects an operating range of 10V to 20V for 1.28MHz operation with a 150k resistor to ground, and an 8V to 16V operation for $f_{\rm SFT}$ floating. These modifications are made to provide wider input voltage ranges for the 5V output designs while limiting the inductor ripple current, and maintaining the 400ns minimum off time. k current is equal to 1/2 of the SA Lower the switching frequency a
put current. The 5V output current allow for higher duty cycles, an

Example for 3.3V Output

 LTM4603 minimum on-time = 100ns; $t_{ON} = ((3.3 \cdot 10pF)/I_{fSET})$ LTM4603 minimum off-time = 400ns; $t_{\text{OFF}} = t - t_{\text{ON}}$, where $t = 1$ /Frequency

Duty Cycle (DC) = t_{ON}/t or $V_{OII}T/V_{IN}$

Equations for setting frequency:

 $I_{fSET} = (V_{IN}/(3 \cdot R_{fSET}))$, for 20V operation, $I_{fSET} = 201 \mu A$, $t_{ON} = ((3.3 \cdot 10 \text{pf})/I_{fSET})$, $t_{ON} = 164$ ns, where the internal R_{fSFT} is 33.2k. Frequency = $(V_{OII}T/(V_{IN} \cdot t_{ON})) = (3.3 V/(20$ • 164ns)) ~ 1MHz. The minimum on-time and minimumoff time are within specification at 164ns and 836ns. The 4.5V minimum input for converting 3.3V output will not meet the minimum off-time specification of 400ns. t_{ON} = 733ns, Frequency = 1MHz, t_{OFF} = 267ns.

Solution

Lower the switching frequency at lower input voltages to allow for higher duty cycles, and meet the 400ns minimum off-time at 4.5V input voltage. The off-time should be about 500ns with 100ns guard band. The duty cycle for $(3.3 \text{V}/4.5) = -73\%$. Frequency = $(1 - \text{DC})/t_{\text{OFE}}$ or $(1 - 0.73)/500$ ns = 540kHz. The switching frequency needs to be lowered to 540kHz at 4.5V input. $t_{ON} = DC$ frequency, or 1.35µs. The f_{SFT} pin voltage compliance is 1/3 of V_{IN} , and the I_{fSFT} current equates to 45 μ A with the internal 33.2k. The I_{fSFT} current needs to be 24 μ A for 540kHz operation. A resistor can be placed from V_{OUT} to f_{SET} to lower the effective I_{fSFT} current out of the f_{SFT} pin to 24µA. The f_{SFT} pin is 4.5V/3 = 1.5V and V_{OUT} = 3.3V, therefore 82.5k will source 21 μ A into the f_{SFT} node and lower the I_{fSFT} current to 24 μ A. This enables the 540kHz operation and the 4.5V to 20V input operation for down converting to 3.3V output. The frequency will scale from 540kHz to 1.2MHz over this input range. This provides for an effective output current of 5A over the input range.

Figure 16. 5V at 5A Design Without Differential Amplifier

Figure 17. 3.3V at 5A Design

U TYPICAL APPLICATIO

4603f

22

STARTED LINEAR

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 4603f

23

BOTTOM VIEW

BOTTOM VIEW

TYPICAL APPLICATION

3.3V at 5A, LTM4603-1 (No Remote Sense Amplifier)

RELATED PARTS

