

---

# Atmel AVR32844: UC3L Schematic Checklist



## Features

- Power circuits
- Reset circuit
- Clock and crystal oscillators
- aWire, JTAG and Nexus debug ports
- Capacitive touch (CAT) module
- USB connection
- Patents and trademarks:
  - Atmel® QTouch® (patented charge-transfer method)
  - Atmel QMatrix (patented charge-transfer method)

---

## 8-bit Atmel Microcontrollers

---

## Application Note

## 1 Introduction

A good hardware design comes from a proper schematic. Since Atmel AVR® UC3L devices have a fair number of pins and functions, the schematic for these devices can be large and quite complex.

This application note describes a common checklist, which should be used when starting and reviewing the schematics for a UC3L design.


Rev. 32170A-AVR-08/11



## 2 Power circuit

### 2.1 Single 3.3 volt power supply

**Figure 2-1.** Single 3.3 volt power example schematic.




**Table 2-1.** Single 3.3 volt power supply checklist.

| ✓ | Signal name | Recommended pin connection                                                                       | Description                                                                                                                                                                                                               |
|---|-------------|--------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|   | VDDIO       | 1.62V to 3.6V<br>Decoupling/filtering capacitors 100nF <sup>(1)(2)</sup> and 10µF <sup>(1)</sup> | Powers I/O lines, OSC32K, RC32K, AST, wake, POR33 and SM33.<br>Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop.                                                 |
|   | VDDIN       | 1.98V to 3.6V<br>Decoupling/filtering capacitors 100nF <sup>(1)(2)</sup> and 10µF <sup>(1)</sup> | Powers I/O lines and internal voltage regulator.<br>Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop.                                                            |
|   | VDDCORE     | Decoupling/filtering capacitors 100nF <sup>(1)(2)</sup> and 2.2µF <sup>(1)</sup>                 | Output of the on-chip 1.8V voltage regulator. Powers CPU, peripherals, memories, SCIF, BOD, RCSYS and DFLL.<br>Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop. |

- Notes:
1. These values are given only as a typical example.
  2. Capacitor should be placed as close as possible to each pin in the signal group, vias should be avoided.

## 2.2 Single 1.8 volt power supply

**Figure 2-2.** Single 1.8 volt power example schematic.




**Table 2-2.** Single 1.8 volt power supply checklist.

| ✓ | Signal name | Recommended pin connection                                                                        | Description                                                                                                                                                                 |
|---|-------------|---------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|   | VDDIO       | 1.62V to 1.98V<br>Decoupling/filtering capacitors 100nF <sup>(1)(2)</sup> and 10µF <sup>(1)</sup> | Powers I/O lines, OSC32K, RC32K, AST, wake, POR33 and SM33.<br>Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop.   |
|   | VDDIN       | 1.62V to 1.98V<br>Decoupling/filtering capacitors 100nF <sup>(1)(2)</sup> and 10µF <sup>(1)</sup> | Powers I/O lines, internal voltage regulator not in use.<br>Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop.      |
|   | VDDCORE     | 1.62V to 1.98V<br>Decoupling/filtering capacitors 100nF <sup>(1)(2)</sup> and 10µF <sup>(1)</sup> | Powers CPU, peripherals, memories, SCIF, BOD, RCSYS and DFLL.<br>Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop. |

- Notes:
1. These values are given only as a typical example.
  2. Capacitor should be placed as close as possible to each pin in the signal group, vias should be avoided.

### 2.3 Single 3.3 volt power supply with 1.8V I/O lines

**Figure 2-3.** Single 3.3 volt power with 1.8 volt I/O lines example schematic.



**Table 2-3.** Single 3.3 volt power supply with 1.8 volt I/O lines checklist.


| <input checked="" type="checkbox"/> | Signal name | Recommended pin connection                                                                                   | Description                                                                                                                                                                                                                   |
|-------------------------------------|-------------|--------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                     | VDDIO       | Connected to VDDCORE<br><br>Decoupling/filtering capacitors 100nF <sup>(1)(2)</sup> and 2.2μF <sup>(1)</sup> | Powers I/O lines, OSC32K, RC32K, AST, wake, POR33 and SM33.<br><br>Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop.                                                 |
|                                     | VDDIN       | 1.98V to 3.6V<br><br>Decoupling/filtering capacitors 100nF <sup>(1)(2)</sup> and 10μF <sup>(1)</sup>         | Powers I/O lines and internal voltage regulator.<br><br>Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop.                                                            |
|                                     | VDDCORE     | <br><br>Decoupling/filtering capacitors 100nF <sup>(1)(2)</sup> and 2.2μF <sup>(1)</sup>                     | Output of the on-chip 1.8V voltage regulator. Powers CPU, peripherals, memories, SCIF, BOD, RCSYS and DFLL.<br><br>Decoupling/filtering capacitors must be added to improve startup stability and reduce source voltage drop. |

- Notes:
1. These values are given only as a typical example.
  2. Capacitor should be placed as close as possible to each pin in the signal group, vias should be avoided.

## 2.4 ADC reference power supply

The following schematic checklist is mandatory even if the internal ADC is not in use.

**Figure 2-4.** ADC reference power supply example schematic.




**Table 2-4.** ADC reference power supply checklist.

| ✓ | Signal name | Recommended pin connection                                                                                 | Description                                                                                                                                                                                                            |
|---|-------------|------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|   | VDDANA      | 1.62V to 1.98V<br>RF EMI inductor <sup>(3)</sup><br>Decoupling/filtering capacitor 100nF <sup>(1)(2)</sup> | Powers the on-chip ADC, must always be powered since the analog multiplexer is powered by another domain.<br>Decoupling/filtering capacitor must be added to improve startup stability and reduce source voltage drop. |
|   | ADVREF      | 1.62V to VDDANA<br>Connect with VDDANA                                                                     | ADVREF is a pure analog input.                                                                                                                                                                                         |
|   | GNDANA      | Connect to analog ground                                                                                   |                                                                                                                                                                                                                        |

- Notes:
1. These values are given only as a typical example.
  2. Capacitor should be placed as close as possible to each pin in the signal group, vias should be avoided.
  3. RF EMI inductor only needed if ADC is used in the design.

### 3 Reset circuit

**Figure 3-1.** Reset circuit example schematic.



**Table 3-1.** Reset circuit checklist.

| <input checked="" type="checkbox"/> | Signal name          | Recommended pin connection                                                                  | Description                                                                             |
|-------------------------------------|----------------------|---------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
|                                     | RESET <sup>(1)</sup> | Can be left unconnected in case no reset from the system needs to be applied to the product | The RESET_N pin is a Schmitt input and integrates a permanent pull-up resistor to VDDIO |

Note: 1. RESET\_N pin is used by aWire. Reset circuitry should be disabled when using RESET\_N pin during aWire operation. Check Chapter 5 of this document.

## 4 Clocks and crystal oscillators

### 4.1 External clock source

Figure 4-1. External clock source schematic.




Table 4-1. External clock source checklist.

| <input checked="" type="checkbox"/> | Signal name | Recommended pin connection                           | Description                                     |
|-------------------------------------|-------------|------------------------------------------------------|-------------------------------------------------|
|                                     | XIN         | Connected to clock output from external clock source | Up to VDDIO volt square wave signal up to 50MHz |
|                                     | XOUT        | Can be left unconnected or used as GPIO              |                                                 |

### 4.2 Crystal oscillator

Figure 4-2. Crystal oscillator example schematic.




Table 4-2. Crystal oscillator checklist.

| <input checked="" type="checkbox"/> | Signal name | Recommended pin connection               | Description                                               |
|-------------------------------------|-------------|------------------------------------------|-----------------------------------------------------------|
|                                     | XIN         | Biasing capacitor 22pF <sup>(1)(2)</sup> | External crystal between 3MHz and 16MHz, powered by VDDIO |
|                                     | XOUT        | Biasing capacitor 22pF <sup>(1)(2)</sup> | Powered by VDDIO                                          |

Notes: 1. These values are given only as a typical example. The capacitance  $C$  of the biasing capacitors can be computed based on the crystal load capacitance  $C_L$  and the internal capacitance  $C_i$  of the MCU as follows:


$$C = 2(C_L - C_i)$$

The value of  $C_L$  can be found in the crystal datasheet and the value of  $C_i$  can be found in the MCU datasheet.

2. Capacitor should be placed as close as possible to each pin in the signal group, vias should be avoided.

### 4.3 32kHz crystal oscillator

**Figure 4-3.** 32kHz crystal oscillator example schematic.



**Table 4-3.** 32kHz crystal oscillator checklist.

| <input checked="" type="checkbox"/> | Signal name | Recommended pin connection                    | Description                                                                                         |
|-------------------------------------|-------------|-----------------------------------------------|-----------------------------------------------------------------------------------------------------|
|                                     | XIN32       | Biasing capacitor max. 15pF <sup>(1)(2)</sup> | External 32kHz crystal. Primary (PA10) powered by VDDIO, secondary (PA13- XIN32_2) powered by VDDIN |
|                                     | XOUT32      | Biasing capacitor max. 15pF <sup>(1)(2)</sup> | Primary (PA12) powered by VDDIO, secondary (PA20 – XOUT32_2) powered by VDDIN                       |

- Notes:
1. These values are given only as a typical example. The capacitance  $C$  of the biasing capacitors can be computed based on the crystal load capacitance  $C_L$  and the internal capacitance  $C_i$  of the MCU as follows:  

$$C = 2(C_L - C_i)$$


The value of  $C_L$  can be found in the crystal datasheet and the value of  $C_i$  can be found in the MCU datasheet.
  2. Capacitor should be placed as close as possible to each pin in the signal group, vias should be avoided.



## 5 JTAG and Nexus debug ports

### 5.1 aWire port interface

**Figure 5-1.** aWire port interface example schematic.




**Table 5-1.** aWire port interface checklist.

| <input checked="" type="checkbox"/> | Signal name | Recommended pin connection                                 | Description                                                                                                                                                      |
|-------------------------------------|-------------|------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <input type="checkbox"/>            | DATA        | Connect to aWire DATA signal on external tool              | Device external reset line used for data input and output. Reset circuitry should be disabled as shown above when the RESET_N pin is used during aWire operation |
| <input type="checkbox"/>            | DATAOUT     | Optional, connect to aWire DATAOUT signal on external tool | Data output is optional and only needed for aWire full duplex mode                                                                                               |

Note: 1. The aWire needs an external pull-up on the RESET\_N pin to ensure that the pin is pulled up when the bus is not driven.

## 5.2 JTAG port interface

**Figure 5-2.** JTAG port interface example schematic.




**Table 5-2.** JTAG port interface checklist.

| <input checked="" type="checkbox"/> | Signal name | Recommended pin connection | Description                                              |
|-------------------------------------|-------------|----------------------------|----------------------------------------------------------|
|                                     | TMS         | PA01                       | Test mode select, sampled on rising TCK                  |
|                                     | TDO         | PA02                       | Test data output, driven on falling TCK                  |
|                                     | TCK         | PA00                       | Test clock, fully asynchronous to system clock frequency |
|                                     | RESET       | RESET                      | Device external reset line                               |
|                                     | TDI         | PA03                       | Test data input, sampled on rising TCK                   |
|                                     | EVTO        |                            | Event output, not used                                   |

## 5.3 Nexus port interface

**Figure 5-3.** Nexus port interface example schematic.



**Table 5-3.** Nexus port interface checklist.

| <input checked="" type="checkbox"/> | Signal name             | Recommended pin connection | Description                                              |
|-------------------------------------|-------------------------|----------------------------|----------------------------------------------------------|
|                                     | TDI                     | PA03                       | Test data input, sampled on rising TCK                   |
|                                     | TMS                     | PA01                       | Test mode select, sampled on rising TCK                  |
|                                     | TCK                     | PA00                       | Test clock, fully asynchronous to system clock frequency |
|                                     | TDO                     | PA02                       | Test data output, driven on falling TCK                  |
|                                     | RESET                   | RESET                      | Device external reset line                               |
|                                     | EVTI <sup>(1)</sup>     |                            | Event input                                              |
|                                     | MDO[0:5] <sup>(1)</sup> |                            | Trace data output                                        |
|                                     | EVTO                    | PA04                       | Event output                                             |
|                                     | MCK0 <sup>(1)</sup>     |                            | Trace data output clock                                  |
|                                     | MSE[0:1] <sup>(1)</sup> |                            | Trace frame control                                      |

Note: 1. Two different connections are possible based on the value of OCD AXS register. Please refer to MCU datasheet section Nexus OCD AUX port connections.

## 6 Capacitive touch (CAT) module

### 6.1 QTouch

Figure 6-1. QTouch typical connection.




Table 6.1 QTouch pin selection guide.

| <input checked="" type="checkbox"/> | CAT module PIN name | PIN name            | QTouch method pin name |
|-------------------------------------|---------------------|---------------------|------------------------|
|                                     | CSA0                | PA13 <sup>(5)</sup> | SNS0                   |
|                                     | CSB0                | PA18                | SNSK0                  |
|                                     | CSA1                | PA01                | SNS1                   |
|                                     | CSB1                | PA06                | SNSK1                  |
|                                     | CSA2                | PA00                | SNS2                   |
|                                     | CSB2                | PA07                | SNSK2                  |
|                                     | CSA3                | PA02                | SNS3                   |
|                                     | CSB3                | PA03                | SNSK3                  |
|                                     | CSA4                | PA08 <sup>(1)</sup> | SNS4                   |
|                                     | CSB4                | PA09 <sup>(2)</sup> | SNSK4                  |
|                                     | CSA5                | PA10 <sup>(3)</sup> | SNS5                   |
|                                     | CSB5                | PA12 <sup>(4)</sup> | SNSK5                  |
|                                     | CSA6                | PA14                | SNS6                   |
|                                     | CSB6                | PA15                | SNSK6                  |
|                                     | CSA7                | PA04                | SNS7                   |
|                                     | CSB7                | PA05                | SNSK7                  |
|                                     | CSA8                | PA16                | SNS8                   |
|                                     | CSB8                | PA17                | SNSK8                  |
|                                     | CSA9                | PB00                | SNS9                   |
|                                     | CSB9                | PB01                | SNSK9                  |
|                                     | CSA10               | PA19                | SNS10                  |
|                                     | CSB10               | PA22                | SNSK10                 |
|                                     | CSA11               | PB03                | SNS11                  |

| <input checked="" type="checkbox"/> | CAT module PIN name | PIN name            | QTouch method pin name |
|-------------------------------------|---------------------|---------------------|------------------------|
|                                     | CSB11               | PB02                | SNSK11                 |
|                                     | CSA12               | PA20 <sup>(6)</sup> | SNS12                  |
|                                     | CSB12               | PB08                | SNSK12                 |
|                                     | CSA13               | PB07                | SNS13                  |
|                                     | CSB13               | PB06                | SNSK13                 |
|                                     | CSA14               | PB04                | SNS14                  |
|                                     | CSB14               | PB05                | SNSK14                 |
|                                     | CSA15               | PB12                | SNS15                  |
|                                     | CSB15               | PB09                | SNSK15                 |
|                                     | CSA16               | PB11                | SNS16                  |
|                                     | CSB16               | PB10                | SNSK16                 |

- Notes:
1. This pin has an alternate function of XIN0
  2. This pin has an alternate function of XOUT0
  3. This pin has an alternate function of XIN32
  4. This pin has an alternate function of XOUT32
  5. This pin has an alternate function of XIN32\_2
  6. This pin has an alternate function of XOUT32\_2

## 6.2 QMatrix

There are three different ways of connecting QMatrix to the CAT module

1. Internal current sources disabled.
2. Internal current sources enabled with DICS.INTREFSEL= 0.
3. Internal current sources enabled with DICS.INTREFSEL= 1.

In all the three modes, Ra=10kohm, Rb=50ohm are recommended values. These two resistors should only be needed in some specialized applications (touch screens) where the sense capacitors are charged to low voltages (15 to 20mV). In this case, we need to insure that the comparator threshold is 0 or slightly positive.

In a more typical QMatrix application with an array of buttons, the capacitors will be charged to 50mV or more, and then a comparator offset of -15mV is not a problem. In this case ACREFN can be grounded and it is unnecessary to use VDIVEN.





**Table 6-2.** Some of maximum possible combination for QMatrix (internal current sources disabled).

| <input checked="" type="checkbox"/> | CAT module<br>PIN name | PIN name            | QMatrix<br>method pin<br>name | Internal current sources disabled (five different possible combination) |        |        |        |        |        |
|-------------------------------------|------------------------|---------------------|-------------------------------|-------------------------------------------------------------------------|--------|--------|--------|--------|--------|
|                                     |                        |                     |                               | A                                                                       | B      | C      | D      | E      | F      |
|                                     | CSA0                   | PA13 <sup>(5)</sup> | X0                            | X0                                                                      | SMP    | X0     | X0     | X0     | X0     |
|                                     | CSB0                   | PA18                | X1                            | X1                                                                      | X1     | X1     | X1     | X1     | X1     |
|                                     | CSA1                   | PA01                | Y0                            | Y0                                                                      | Y0     | Y0     | Y0     | Y0     | Y0     |
|                                     | CSB1                   | PA06                | YK0                           | YK0                                                                     | YK0    | YK0    | YK0    | YK0    | YK0    |
|                                     | CSA2                   | PA00                | X2                            | X2                                                                      | X2     | X2     | X2     | X2     | X2     |
|                                     | CSB2                   | PA07                | X3                            | X3                                                                      | X3     | X3     | X3     | X3     | X3     |
|                                     | CSA3                   | PA02                | Y1                            | Y1                                                                      | Y1     | Y1     | Y1     | Y1     | Y1     |
|                                     | CSB3                   | PA03                | YK1                           | YK1                                                                     | YK1    | YK1    | YK1    | YK1    | YK1    |
|                                     | CSA4                   | PA08 <sup>(1)</sup> | X4                            | X4                                                                      | X4     | X4     | X4     | X4     | X4     |
|                                     | CSB4                   | PA09 <sup>(2)</sup> | X5                            | X5                                                                      | X5     | X5     | X5     | X5     | X5     |
|                                     | CSA5                   | PA10 <sup>(3)</sup> | Y2                            | Y2                                                                      | Y2     | Y2     |        | Y2     | Y2     |
|                                     | CSB5                   | PA12 <sup>(4)</sup> | YK2                           | YK2                                                                     | YK2    | YK2    | SMP    | YK2    | YK2    |
|                                     | CSA6                   | PA14                | X6                            | X6                                                                      | X6     | X6     | X6     | SMP    | X6     |
|                                     | CSB6                   | PA15                | X7                            | X7                                                                      | X7     | X7     | X7     | X7     | X7     |
|                                     | CSA7                   | PA04                | Y3                            | Y3                                                                      | Y3     | Y3     | Y3     | Y3     | Y3     |
|                                     | CSB7                   | PA05                | YK3                           | YK3                                                                     | YK3    | YK3    | YK3    | YK3    | YK3    |
|                                     | CSA8                   | PA16                | X8                            | ACREFN                                                                  | ACREFN | ACREFN | ACREFN | ACREFN | ACREFN |
|                                     | CSB8                   | PA17                | X9                            | SMP                                                                     | X9     | X9     | X9     | X9     | X9     |
|                                     | CSA9                   | PB00                | Y4                            | Y4                                                                      | Y4     | Y4     | Y4     | Y4     | Y4     |
|                                     | CSB9                   | PB01                | YK4                           | YK4                                                                     | YK4    | YK4    | YK4    | YK4    | YK4    |
|                                     | CSA10                  | PA19                | X10                           | X10                                                                     | X10    | X10    | X10    | X10    | X10    |
|                                     | CSB10                  | PA22                | X11                           | X11                                                                     | X11    | SMP    | X11    | X11    | X11    |
|                                     | CSA11                  | PB03                | Y5                            | Y5                                                                      | Y5     | Y5     | Y5     | Y5     | Y5     |
|                                     | CSB11                  | PB02                | YK5                           | YK5                                                                     | YK5    | YK5    | YK5    | YK5    | YK5    |
|                                     | CSA12                  | PA20 <sup>(6)</sup> | X12                           | X12                                                                     | X12    | X12    | X12    | X12    | X12    |
|                                     | CSB12                  | PB08                | X13                           | X13                                                                     | X13    | X13    | X13    | X13    | X13    |
|                                     | CSA13                  | PB07                | Y6                            | Y6                                                                      | Y6     | Y6     | Y6     | Y6     | Y6     |
|                                     | CSB13                  | PB06                | YK6                           | YK6                                                                     | YK6    | YK6    | YK6    | YK6    | YK6    |
|                                     | CSA14                  | PB04                | X14                           | X14                                                                     | X14    | X14    | X14    | X14    | X14    |
|                                     | CSB14                  | PB05                | X15                           | X15                                                                     | X15    | X15    | X15    | X15    | X15    |
|                                     | CSA15                  | PB12                | Y7                            | Y7                                                                      | Y7     | Y7     | Y7     | Y7     | Y7     |
|                                     | CSB15                  | PB09                | YK7                           | YK7                                                                     | YK7    | YK7    | YK7    | YK7    | YK7    |
|                                     | CSA16                  | PB11                | X16                           | X16                                                                     | X16    | X16    | X16    | X16    | X16    |
|                                     | CSB16                  | PB10                | X17                           | X17                                                                     | X17    | X17    | X17    | X17    | X17    |
|                                     |                        | PA21                |                               |                                                                         |        |        |        |        | SMP    |

- Notes:
1. This pin has an alternate function of XIN0
  2. This pin has an alternate function of XOUT0
  3. This pin has an alternate function of XIN32
  4. This pin has an alternate function of XOUT32
  5. This pin has an alternate function of XIN32\_2
  6. This pin has an alternate function of XOUT32\_2




**Table 6-3.** Some of maximum possible combination for QMatrix with SYNC and DIVEN (internal current sources disabled).

| <input checked="" type="checkbox"/> | CAT module<br>PIN name | PIN name            | QMatrix<br>method pin<br>name | Table 6-2 "A" combination +SYNC |        |        |        |        | Table 6.2-1<br>"A"<br>combination<br>+VDIVEN |
|-------------------------------------|------------------------|---------------------|-------------------------------|---------------------------------|--------|--------|--------|--------|----------------------------------------------|
|                                     |                        |                     |                               | I                               | J      | K      | L      | M      |                                              |
|                                     | CSA0                   | PA13 <sup>(5)</sup> | X0                            | X0                              | X0     | X0     | X0     | X0     | X0                                           |
|                                     | CSB0                   | PA18                | X1                            | X1                              | SYNC   | X1     | X1     | X1     | X1                                           |
|                                     | CSA1                   | PA01                | Y0                            | Y0                              | Y0     | Y0     | Y0     | Y0     | Y0                                           |
|                                     | CSB1                   | PA06                | YK0                           | YK0                             | YK0    | YK0    | YK0    | YK0    | YK0                                          |
|                                     | CSA2                   | PA00                | X2                            | X2                              | X2     | X2     | X2     | X2     | X2                                           |
|                                     | CSB2                   | PA07                | X3                            | X3                              | X3     | X3     | X3     | X3     | X3                                           |
|                                     | CSA3                   | PA02                | Y1                            | Y1                              | Y1     | Y1     | Y1     | Y1     | Y1                                           |
|                                     | CSB3                   | PA03                | YK1                           | YK1                             | YK1    | YK1    | YK1    | YK1    | YK1                                          |
|                                     | CSA4                   | PA08 <sup>(1)</sup> | X4                            | X4                              | X4     | X4     | X4     | X4     | X4                                           |
|                                     | CSB4                   | PA09 <sup>(2)</sup> | X5                            | X5                              | X5     | X5     | X5     | X5     | X5                                           |
|                                     | CSA5                   | PA10 <sup>(3)</sup> | Y2                            | Y2                              | Y2     | Y2     | Y2     | Y2     | Y2                                           |
|                                     | CSB5                   | PA12 <sup>(4)</sup> | YK2                           | YK2                             | YK2    | YK2    | YK2    | YK2    | YK2                                          |
|                                     | CSA6                   | PA14                | X6                            | X6                              | X6     | X6     | X6     | X6     | X6                                           |
|                                     | CSB6                   | PA15                | X7                            | SYNC                            | X7     | X7     | X7     | X7     | X7                                           |
|                                     | CSA7                   | PA04                | Y3                            | Y3                              | Y3     | Y3     | Y3     | Y3     | Y3                                           |
|                                     | CSB7                   | PA05                | YK3                           | YK3                             | YK3    | YK3    | YK3    | YK3    | YK3                                          |
|                                     | CSA8                   | PA16                | X8                            | ACREFN                          | ACREFN | ACREFN | ACREFN | ACREFN | ACREFN                                       |
|                                     | CSB8                   | PA17                | X9                            | SMP                             | SMP    | SMP    | SMP    | SMP    | SMP                                          |
|                                     | CSA9                   | PB00                | Y4                            | Y4                              | Y4     | Y4     | Y4     | Y4     | Y4                                           |
|                                     | CSB9                   | PB01                | YK4                           | YK4                             | YK4    | YK4    | YK4    | YK4    | YK4                                          |
|                                     | CSA10                  | PA19                | X10                           | X10                             | X10    | X10    | X10    | SYNC   | X10                                          |
|                                     | CSB10                  | PA22                | X11                           | X11                             | X11    | X11    | X11    | X11    | X11                                          |
|                                     | CSA11                  | PB03                | Y5                            | Y5                              | Y5     | Y5     | Y5     | Y5     | Y5                                           |
|                                     | CSB11                  | PB02                | YK5                           | YK5                             | YK5    | YK5    | YK5    | YK5    | YK5                                          |
|                                     | CSA12                  | PA20 <sup>(6)</sup> | X12                           | X12                             | X12    | X12    | X12    | X12    | X12                                          |
|                                     | CSB12                  | PB08                | X13                           | X13                             | X13    | SYNC   | X13    | X13    | X13                                          |
|                                     | CSA13                  | PB07                | Y6                            | Y6                              | Y6     | Y6     | Y6     | Y6     | Y6                                           |
|                                     | CSB13                  | PB06                | YK6                           | YK6                             | YK6    | YK6    | YK6    | YK6    | YK6                                          |
|                                     | CSA14                  | PB04                | X14                           | X14                             | X14    | X14    | X14    | X14    | X14                                          |
|                                     | CSB14                  | PB05                | X15                           | X15                             | X15    | X15    | X15    | X15    | X15                                          |
|                                     | CSA15                  | PB12                | Y7                            | Y7                              | Y7     | Y7     | SYNC   | Y7     | Y7                                           |
|                                     | CSB15                  | PB09                | YK7                           | YK7                             | YK7    | YK7    |        | YK7    | YK7                                          |
|                                     | CSA16                  | PB11                | X16                           | X16                             | X16    | X16    | X16    | X16    | VDIVEN                                       |
|                                     | CSB16                  | PB10                | X17                           | X17                             | X17    | X17    | X17    | X17    | X17                                          |

- Notes:
1. This pin has an alternate function of XIN0
  2. This pin has an alternate function of XOUT0
  3. This pin has an alternate function of XIN32
  4. This pin has an alternate function of XOUT32
  5. This pin has an alternate function of XIN32\_2
  6. This pin has an alternate function of XOUT32\_2



**Figure 6-3.** QMatrix example schematic for internal current sources enabled with DICS.INTREFSEL= 0 and DICS.INTEFSEL= 1.



**Table 6-4.** Some of maximum possible combination for QMatrix (internal current sources enabled) with DICS.INTREFSEL= 0 and DICS.INTREFSEL= 1.

| <input checked="" type="checkbox"/> | CAT module<br>PIN name | PIN name            | QMatrix method pin name | DICS.INTREFSEL= 0 | DICS.INTREFSEL= 1 |
|-------------------------------------|------------------------|---------------------|-------------------------|-------------------|-------------------|
|                                     | CSA0                   | PA13 <sup>(5)</sup> | X0                      | X0                | X0                |
|                                     | CSB0                   | PA18                | X1                      | X1                | X1                |
|                                     | CSA1                   | PA01                | Y0                      | Y0                | Y0                |
|                                     | CSB1                   | PA06                | YK0                     | YK0               | YK0               |
|                                     | CSA2                   | PA00                | X2                      | X2                | X2                |
|                                     | CSB2                   | PA07                | X3                      | X3                | X3                |
|                                     | CSA3                   | PA02                | Y1                      | Y1                | Y1                |
|                                     | CSB3                   | PA03                | YK1                     | YK1               | YK1               |
|                                     | CSA4                   | PA08 <sup>(1)</sup> | X4                      | X4                | X4                |
|                                     | CSB4                   | PA09 <sup>(2)</sup> | X5                      | X5                | X5                |
|                                     | CSA5                   | PA10 <sup>(3)</sup> | Y2                      | Y2                | Y2                |
|                                     | CSB5                   | PA12 <sup>(4)</sup> | YK2                     | YK2               | YK2               |
|                                     | CSA6                   | PA14                | X6                      | X6                | X6                |
|                                     | CSB6                   | PA15                | X7                      | X7                | X7                |
|                                     | CSA7                   | PA04                | Y3                      | Y3                | Y3                |
|                                     | CSB7                   | PA05                | YK3                     | YK3               | YK3               |
|                                     | CSA8                   | PA16                | X8                      | ACREFN            | ACREFN            |
|                                     | CSB8                   | PA17                | X9                      | DIS               | X9                |
|                                     | CSA9                   | PB00                | Y4                      | Y4                | Y4                |
|                                     | CSB9                   | PB01                | YK4                     | YK4               | YK4               |
|                                     | CSA10                  | PA19                | X10                     | X10               | X10               |
|                                     | CSB10                  | PA22                | X11                     | X11               | X11               |
|                                     | CSA11                  | PB03                | Y5                      | Y5                | Y5                |
|                                     | CSB11                  | PB02                | YK5                     | YK5               | YK5               |
|                                     | CSA12                  | PA20 <sup>(6)</sup> | X12                     | X12               | X12               |
|                                     | CSB12                  | PB08                | X13                     | X13               | X13               |
|                                     | CSA13                  | PB07                | Y6                      | Y6                | Y6                |
|                                     | CSB13                  | PB06                | YK6                     | YK6               | YK6               |
|                                     | CSA14                  | PB04                | X14                     | X14               | X14               |
|                                     | CSB14                  | PB05                | X15                     | X15               | X15               |
|                                     | CSA15                  | PB12                | Y7                      | Y7                | Y7                |
|                                     | CSB15                  | PB09                | YK7                     | YK7               | YK7               |
|                                     | CSA16                  | PB11                | X16                     | X16               | X16               |
|                                     | CSB16                  | PB10                | X17                     | X17               | X17               |

- Notes:
1. This pin has an alternate function of XIN0
  2. This pin has an alternate function of XOUT0
  3. This pin has an alternate function of XIN32
  4. This pin has an alternate function of XOUT32
  5. This pin has an alternate function of XIN32\_2
  6. This pin has an alternate function of XOUT32\_2



## 7 Resistive touch screen

Refer to "Resistive Touch Screen" of MCU data sheet for more details.

## 8 USB connection


To be able to use the USB I/O, the VDDIN power supply must be 3.3V nominal.

### 8.1 Not used

When the USB interface is not used, D+ and D- should be connected to ground.

### 8.2 Device mode, powered from bus connection

**Figure 8-1.** USB in device mode, bus powered connection example schematic.




**Table 8-1.** USB bus powered connection checklist.

| <input checked="" type="checkbox"/> | Signal name     | Recommended pin connection                                  | Description                     |
|-------------------------------------|-----------------|-------------------------------------------------------------|---------------------------------|
|                                     | 5V tolerant I/O | Directly to connector                                       | USB power measurement pin       |
|                                     | D-              | 39ohm series resistor<br>Placed as close as possible to pin | Negative differential data line |
|                                     | D+              | 39ohm series resistor<br>Placed as close as possible to pin | Positive differential data line |

### 8.3 Device mode, self powered connection

**Figure 8-2.** USB in device mode, self powered connection example schematic.



**Table 8-2.** USB self powered connection checklist.

| <input checked="" type="checkbox"/> | Signal name     | Recommended pin connection                                  | Description                     |
|-------------------------------------|-----------------|-------------------------------------------------------------|---------------------------------|
|                                     | 5V tolerant I/O | Directly to connector                                       | USB power measurement pin       |
|                                     | D-              | 39ohm series resistor<br>Placed as close as possible to pin | Negative differential data line |
|                                     | D+              | 39ohm series resistor<br>Placed as close as possible to pin | Positive differential data line |

## **9 Miscellaneous topics**

### **9.1 I/O line considerations**

The device datasheet contains subsection “I/O Line Considerations” under section “Package and Pinout”.

### **9.2 Boot loader pin**

If a pin is used to enter in the boot loader mode provided by the default bootloader programmed on all chips, that pin should be pulled-up or pulled-low depending on the chosen boot loader pin configuration.



## 10 Suggested reading

### 10.1 Device datasheet

The device datasheet contains block diagrams of the peripherals and details about implementing firmware for the device. The datasheet is available on <http://www.atmel.com/AVR32> in the *Datasheets* section.

### 10.2 Touch design documents

Touch design documents contain the principles required for designing with buttons, sliders and wheels. They are available on, [http://www.atmel.com/dyn/products/app\\_notes\\_v2.asp?family\\_id=697](http://www.atmel.com/dyn/products/app_notes_v2.asp?family_id=697).

### 10.3 Hardware – QT600

Atmel QT600 is a complete touch development kit for buttons, sliders and wheels. They are available on [http://www.atmel.com/dyn/products/tools\\_card\\_v2.asp?tool\\_id=4658](http://www.atmel.com/dyn/products/tools_card_v2.asp?tool_id=4658).

### 10.4 Hardware – STK600 routing card for 48-pin AT32UC3L0 - STK600-RCUC3L0-34

Atmel STK<sup>®</sup>600-RCUC3L0-34 is the correct routing card for using with STK600. Schematic of same is available on [http://www.atmel.com/dyn/resources/prod\\_documents/A09-0644\\_STK600-RCUC3L0-34\\_sch.PDF](http://www.atmel.com/dyn/resources/prod_documents/A09-0644_STK600-RCUC3L0-34_sch.PDF).



**11 Table of contents**

|                                                                                   |           |
|-----------------------------------------------------------------------------------|-----------|
| <b>Features .....</b>                                                             | <b>1</b>  |
| <b>1 Introduction .....</b>                                                       | <b>1</b>  |
| <b>2 Power circuit .....</b>                                                      | <b>2</b>  |
| 2.1 Single 3.3 volt power supply.....                                             | 2         |
| 2.2 Single 1.8 volt power supply.....                                             | 3         |
| 2.3 Single 3.3 volt power supply with 1.8V I/O lines .....                        | 4         |
| 2.4 ADC reference power supply .....                                              | 5         |
| <b>3 Reset circuit .....</b>                                                      | <b>6</b>  |
| <b>4 Clocks and crystal oscillators .....</b>                                     | <b>7</b>  |
| 4.1 External clock source .....                                                   | 7         |
| 4.2 Crystal oscillator .....                                                      | 7         |
| 4.3 32kHz crystal oscillator.....                                                 | 8         |
| <b>5 JTAG and Nexus debug ports.....</b>                                          | <b>9</b>  |
| 5.1 aWire port interface .....                                                    | 9         |
| 5.2 JTAG port interface .....                                                     | 10        |
| 5.3 Nexus port interface .....                                                    | 11        |
| <b>6 Capacitive touch (CAT) module.....</b>                                       | <b>13</b> |
| 6.1 QTouch.....                                                                   | 13        |
| 6.2 QMatrix .....                                                                 | 14        |
| <b>7 Resistive touch screen.....</b>                                              | <b>20</b> |
| <b>8 USB connection .....</b>                                                     | <b>21</b> |
| 8.1 Not used .....                                                                | 21        |
| 8.2 Device mode, powered from bus connection .....                                | 21        |
| 8.3 Device mode, self powered connection .....                                    | 22        |
| <b>9 Miscellaneous topics .....</b>                                               | <b>23</b> |
| 9.1 I/O line considerations.....                                                  | 23        |
| 9.2 Boot loader pin .....                                                         | 23        |
| <b>10 Suggested reading.....</b>                                                  | <b>24</b> |
| 10.1 Device datasheet.....                                                        | 24        |
| 10.2 Touch design documents .....                                                 | 24        |
| 10.3 Hardware – QT600.....                                                        | 24        |
| 10.4 Hardware – STK600 routing card for 48-pin AT32UC3L0 - STK600-RCUC3L0-34..... | 24        |
| <b>11 Table of contents .....</b>                                                 | <b>25</b> |



**Atmel Corporation**  
2325 Orchard Parkway  
San Jose, CA 95131  
USA  
**Tel:** (+1)(408) 441-0311  
**Fax:** (+1)(408) 487-2600  
[www.atmel.com](http://www.atmel.com)

**Atmel Asia Limited**  
Unit 01-5 & 16, 19F  
BEA Tower, Millennium City 5  
418 Kwun Tong Road  
Kwun Tong, Kowloon  
HONG KONG  
**Tel:** (+852) 2245-6100  
**Fax:** (+852) 2722-1369

**Atmel Munich GmbH**  
Business Campus  
Parking 4  
D-85748 Garching b. Munich  
GERMANY  
**Tel:** (+49) 89-31970-0  
**Fax:** (+49) 89-3194621

**Atmel Japan**  
9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chou-ku, Tokyo 104-0033  
JAPAN  
**Tel:** (+81) 3523-3551  
**Fax:** (+81) 3523-7581

© 2011 Atmel Corporation. All rights reserved.

Atmel®, Atmel logo and combinations thereof, AVR®, QTouch®, STK®, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

**Disclaimer:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.